Using formal verification for fault analysis in FPGAs for high-radiation environments.
Formal verification and automation provide an effective, high quality, and repeatable process for fault analysis, protection, and verification for FPGA designs used in high radiation environments. This paper describes an automated systematic approach based on formal verification structural and static analysis that identifies design susceptibility to radiation induced faults.
To read more, click here.
 |
 |
 |
 |
 |
 |
Leave a Reply