Enabling a DFP methodology requires designers to begin early in the design process at RTL.
Commercial power analysis tools have been available now for over 10 years, operating at the gate and transistor level of abstraction. For analog, mixed-signal, and custom designs, transistor-level tools are utilized as both design and verification tools, meaning that they help designers analyzing power and serve as the final ‘sign-off’ to ensure that power specifications are met. For standard-cell ASIC and SoC designs, gate-level and transistor-level power analysis tools can only be used as the final verification tools because they are used late in the overall design flow. This white paper presents a DFP methodology, beginning early in the design process at the register transfer level (RTL).
To read more, click here.
New architectures, different markets and more variables make it increasingly difficult to design and verify low-power chips.
Sixteen startups attracted funding rounds of nine figures in November.
How good are standard FPGAs for AI purposes, and how different will dedicated FPGA-based devices be from them?
More nodes and alternative memories are in the works, but schedules remain murky.
Next-gen litho is important for scaling, but it’s also expensive and potentially risky.
New architectures, different markets and more variables make it increasingly difficult to design and verify low-power chips.
New materials, new architectures and higher density have limited what can be done with DRAM, but it’s still king (Experts At The Table Part 3)
Can the processor/memory bottleneck be closed, or do applications need to be re-architected to avoid it?
As chips grow in size, optimizing performance and power requires a bunch of new options and methodology changes.
The design of the power delivery network just got a lot more complicated, and designers can no longer rely on margining when things become vertical.
Arm’s CEO examines the impact of an explosion of data at the edge, 5G and heterogeneous architectures.
What are the worst-case conditions for a chip, and should you worry about them? Of course, it is a little more complicated than that.
Why the chip industry is plowing ahead with advanced packaging and what can be done to improve it.
Leave a Reply