What it is, why you need it and how Atrenta can help
We all know that hierarchy created for logic design must often be adjusted to map to a physical implementation. Logic hierarchy is typically constrained by non-implementation factors, especially organization of teams working on different components and use of legacy or 3rd party IP. Physical hierarchy, on the other hand, must partition the logic to fit detailed implementation tool capacity limits and to optimize for timing and area. These competing needs are unlikely to align by chance and forcing alignment at design start is not an option open to most.
For the implementation cycle, this problem is solved. All physical design tools provide methods to restructure logic. So, what’s the issue? As always, technology and needs have advanced in ways that require at least part of this solution to be re-thought from the ground up.
Deep sub-micron design is driving a need for multiple physical trials during the evolution of the RTL. This forces implementation teams to restructure multiple times with scripts that must be re-designed for every re-map, slowing down the process and limiting the number of possible trials.
To continue reading, click here.
Foundry forms ASIC subsidiary as it focuses on 14nm/12nm and above.
Growing volume of data and limited improvements in performance create new opportunities for approaches that never got off the ground.
Why auto tech companies are so concerned about interactions with humans.
Company’s push into deep learning opens door to a variety of new architectures, including tiles, advanced packaging and more customized solutions.
Old solutions don’t necessarily work anymore, particularly at advanced nodes and ultra-low voltage.
Using the Von Neumann architecture for artificial intelligence applications is inefficient. What will replace it?
Assessing the reliability of a device requires adding more physical factors into the analysis, many of which are interconnected in complex ways.
Continued integration is no longer the natural way forward for semiconductors. What needs to happen to make it easier?
Improvements in power, performance and area are much more difficult to achieve, but solutions are coming into focus.
Shift to cloud model has kept power consumption in check, but that benefit may have run its course.
Edge compute covers a wide range of applications. Understanding bandwidth and capacity needs is critical.
In-chip monitoring techniques are growing for automotive, industrial, and data center applications.
Old solutions don’t necessarily work anymore, particularly at advanced nodes and ultra-low voltage.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply