Design and actual measurement of a 130 nm test chip for reducing the digital switching noise in synchronous circuits.
This paper outlines the design and measurement of a 130 nm test chip named SCREAMER for reducing the digital switching noise in synchronous circuits. Clock latency scheduling has been investigated as a means to optimize switching noise in the frequency domain through PDN simulation. Integrated in parallel on the chip are four instances of a test design, each addressing a distinct strategy of clock scheduling for on-chip clock tree synthesis. These strategies target two desired frequency traits, namely reduction near the design clock frequency, as well as reduction near the GSM-850 band. The effectiveness of the methodologies is assessed in a comparative study through on-chip substrate noise measurements, demonstrating that marked reductions in both target traits are achievable.
To read more, click here.
Intel’s re-entry has kicked the competition into high gear, with massive spending on equipment and new fabs.
More heterogeneous designs and packaging options add challenges across the supply chain, from design to manufacturing and into the field.
Even small IoT designs can have plenty of complexity in architecture and integration.
An ecosystem is required to make chiplets a viable strategy for long-term success, and ecosystems are built around standards. Those standards are beginning to emerge today.
Computational storage approaches push power and latency tradeoffs.
The backbone of computing architecture for 75 years is being supplanted by more efficient, less general compute architectures.
How long a chip is supposed to function raises questions design teams need to think about, including how much they trust aging models.
Servers today feature one or two x86 chips, or maybe an Arm processor. In 5 or 10 years they will feature many more.
Tradeoffs in AI/ML designs can affect everything from aging to reliability, but not always in predictable ways.
New technology could have an impact on NVM, in-memory processing, and neuromorphic computing.
Assembling systems from physical IP is gaining mindshare, but there are technical, business and logistical issues that need to be resolved before this will work.
But one size does not fit all, and fine-tuning is required.
Advanced nodes and packaging are turning minor issues into major ones.
Necessary cookies are absolutely essential for the website to function properly. This category only includes cookies that ensures basic functionalities and security features of the website. These cookies do not store any personal information.
Any cookies that may not be particularly necessary for the website to function and is used specifically to collect user personal data via analytics, ads, other embedded contents are termed as non-necessary cookies. It is mandatory to procure user consent prior to running these cookies on your website.
Leave a Reply