tag: noise

Noise: A Chip Killer
By Brian Bailey - 13 Nov, 2025 - Comments: 0

Noise has always been important to communications experts, but it's quickly becoming an issue that every semiconductor designer has to contend with. Some chips already have been compromised. Noise can be defined as any deviation from the ideal that can impact intended functionality. When it comes to semiconductors, that could mean the ability to reliably extract a signal value at the intende... » read more

A Signal Integrity Guide to HSD PCB Design
By Cadence - 27 Aug, 2025 - Comments: 0

As data rates soar into the multi-gigabit range, high-speed digital (HSD) PCB design is no longer just about connecting the dots. Signal integrity (SI) and power integrity (PI) challenges can silently destroy performance—long before your board even hits the lab. This comprehensive guide is your blueprint for mastering SI fundamentals in complex, high-speed PCB systems. From PCIe and DDR t... » read more

Noise Margin Enhancing ULVR SRAM Cell (Tokyo Institute of Technology)
By Technical Paper Link - 06 Aug, 2025 - Comments: 0

A new technical paper titled "A New Ultralow-Voltage Retention SRAM Cell Enhancing Noise Immunity" was published by researchers at the Tokyo Institute of Technology. Excerpt "A new ultralow-voltage retention (ULVR) SRAM cell is proposed, which can highly enhance the noise margin (NM) for the ULVR mode at ultralow voltages (VUL). This 8T cell is configured with newtype Schmitt-trigger (ST) i... » read more

Role of Josephson Junctions In Propelling Quantum Technologies Forward (LBNL, UC Berkeley, et al.)
By Technical Paper Link - 31 May, 2025 - Comments: 0

A new technical paper titled "Josephson Junctions in the Age of Quantum Discovery" was published by researchers at Lawrence Berkeley National Laboratory, UC Berkeley, Gwangju Institute of Science and Technology, Korea University, Max Planck and Anyon Computing. Abstract "The unique combination of energy conservation and nonlinear behavior exhibited by Josephson junctions has driven transfor... » read more

Engineer’s Guide to Simulation of Aeroacoustics
By Cadence - 03 Apr, 2025 - Comments: 0

Aeroacoustics is the study of noise generation due to turbulent fluid motion or the interaction of aerodynamic forces with surfaces. It is a branch of acoustics that focuses on how aerodynamic sound is generated, propagated, and transmitted to the environment. This guide provides an in-depth exploration of the specific challenges and techniques associated with aeroacoustics simulations. Key ... » read more

Aging, Complexity, And AI In Analog Design
By Ed Sperling - 27 Nov, 2024 - Comments: 0

Experts at the Table: Semiconductor Engineering sat down to discuss abstraction in analog vs. digital, how analog circuits age, the growing role of AI, and why there is so much margin in analog designs, with Mo Faisal, president and CEO of Movellus; Hany Elhak, executive director of product management at Synopsys; Cedric Pujol, product manager at Keysight; and Pradeep Thiagarajan, principal pro... » read more

Signals In The Noise: Tackling High-Frequency IC Test
By Gregory Haley - 15 Oct, 2024 - Comments: 0

The need for high-frequency semiconductor devices is surging, fueled by growing demand for advanced telecommunications, faster sensors, and increasingly autonomous vehicles. The advent of millimeter-wave communication in 5G and 6G is pushing manufacturers to develop chips capable of handling frequencies that were once considered out of reach. However, while these technologies promise faster ... » read more

Intel Vs. Samsung Vs. TSMC
By Ed Sperling - 15 Jul, 2024 - Comments: 3

The three leading-edge foundries — Intel, Samsung, and TSMC — have started filling in some key pieces in their roadmaps, adding aggressive delivery dates for future generations of chip technology and setting the stage for significant improvements in performance with faster delivery time for custom designs. Unlike in the past, when a single industry roadmap dictated how to get to the next... » read more

CMOS Noise Margin Values
By Cadence - 08 May, 2024 - Comments: 0

One of the most important parameters describing digital systems operating at high speed is noise margin. In a general sense, noise margins define an acceptable level of noise that can be present on an I/O pin or in an interface. In terms of digital electronics, noise margin characterizes the level of noise that can appear on an I/O pin without creating an error in a received logic state. This i... » read more

Powering CFETs From The Backside
By Katherine Derbyshire - 21 Mar, 2024 - Comments: 0

The first CMOS circuits to incorporate backside power connections are likely to be based on stacked nanosheet transistors, but further down the road, planners envision complementary transistors (CFETs) that vertically integrate stacked NFET and PFET devices. With at least twice the thickness of a nanosheet transistor, connecting CFETs to each other and to the rest of the circuit is likely to... » read more

← Older posts

  • Sponsors

About

Navigation

Connect With Us

Copyright ©2013-2026 SMG   |  Terms of Service  |  Privacy Policy