An evaluation of the microwave performance of two different screen-printed chipless tags in the 3–6 GHz range
Abstract:
“A chipless radio frequency identification (RFID) tag is a suitable low-cost alternative to any chip-based RFID one. The flexibility to use low-cost printing techniques makes chipless RFID a competitive technology. In this paper, we report an evaluation of the microwave performance of two different screen-printed chipless tags in the 3–6 GHz range. The tags were designed and screen printed on industry packaging laminates using nanoparticle conductive ink-paste supplied by ANP and InkTec companies. The measured microwave performance of tags was compared with simulated performance and printing parameters that influence the print quality, and eventually, the microwave response of the tags are discussed.”
View this technical paper here. Published 06/2021.
Parya Fathi, P., Shrestha, S., Yerramilli, R., Karmakar, N., & Bhattacharya, S. (2021, June 17). Screen printed chipless RFID tags on packaging substrates. Flex. Print. Electron. 6 (2021) 025009
Disaggregation and the wind-down of Moore’s Law have changed everything.
Different interconnect standards and packaging options being readied for mass chiplet adoption.
Suppliers are investing new 300mm capacity, but it’s probably not enough. And despite burgeoning 200mm demand, only Okmetic and new players in China are adding capacity.
Continued expansion in new and existing markets points to massive and sustained growth.
Aging equipment and rising demand are pushing up prices and slowing production.
Interest in this particular ISA is expanding, but the growth of other open-source hardware is less certain.
Nanosheets are likeliest option throughout this decade, with CFETs and other exotic structures possible after that.
Hybrid bonding opens up whole new level of performance in packaging, but it’s not the only improvement.
Why this is becoming a bigger issue, and what can be done to mitigate the effects.
Some 300mm tools are converted to 200mm; equipment prices and chip manufacturing costs are rising.
From low resistance vias to buried power rails, it takes multiple strategies to usher in 2nm chips.
Manufacturing 3D structures will require atomic-level control of what’s removed and what stays on a wafer.
Disaggregation and the wind-down of Moore’s Law have changed everything.
Leave a Reply