Learn about the ASIP design process, architectural considerations and a tool for streamlining design.
Over the past decade, the trend in SoC design has been to add more functionality into software, but moving functionality from hardware into software comes at a cost: software requires a processor, which, if not designed for optimal efficiency, could be slower and use more power than dedicated hardware. It often makes sense to implement smaller, specialized processors to tackle specific tasks with highly targeted software instead of one processor that has to run any of 100 possible workloads.
This trend has resulted in the increase of more specialized commercial processor IP available from IP providers, but what if the specialized processor IP you need is not available? Many teams are opting to design specialized processors, or application-specific instruction set processors (ASIPs), in house. To make this a viable option from a time and resource perspective, design teams need a tool that automates the development of ASIPs.
Read this white paper to learn about the ASIP design process, including the needed architectural considerations. Find out how ASIP Designer overcomes the obstacles that often plague ASIP development, reducing the effort and risk of deploying ASIPs in SoC designs.
Read more here.
This will go down as a good year for the semiconductor industry, where new markets and innovation were both necessary and rewarded.
New architectures, packaging approaches gain ground as costs increase, but shrinking features continues to play a role.
The term creates hope for some, fear for others, and confusion for all.
Work begins on building a quantum computing ecosystem.
Semiconductor devices face many hazards before and after manufacturing that can cause them to fail prematurely.
Interest in the open-source ISA marks a significant shift among chipmakers, but it will require continued industry support to be successful.
Slowdown due to impact on timing, and dependencies between power, thermal and timing that may not be caught by signoff tools.
Stacking die is garnering more attention, but design flows aren’t fully ready to support it.
How Arm sees its role in emerging segments of tomorrow’s compute challenges.
New data flow, higher switch density and IP integration create issues across the design flow.
Optimizing processor design in high-performance computing now requires lots of small changes.
Maximum flexibility is no longer the reliable path to product success. While flexibility must be there for a purpose, it also can be a liability.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply