China’s Latest Goal—More DRAMs

By Mark LaPedus - 18 Jul, 2019 - Comments: 0

China is once again making a concerted effort to get its domestic DRAM industry off the ground. Past efforts have fallen short or failed. This time around, it’s unclear if China will succeed, but the industry should pay close attention here. So why would China want to play a bigger role in the tough and competitive DRAM business? For one thing, the U.S. and China are in the midst of a t... » read more

Falling Chip Forecasts

By Mark LaPedus - 20 Jun, 2019 - Comments: 1

It’s time to take a pulse of the semiconductor market amid the memory downturn and trade frictions with China. For some time, the DRAM and NAND markets have been hit hard with falling prices and oversupply. Then, the Trump administration last year slapped tariffs on Chinese goods. China retaliated. And the trade war rages on between the U.S. and China. More recently, the U.S. Department... » read more

Memory Options And Tradeoffs

By Ed Sperling - 13 Jun, 2019 - Comments: 0

Steven Woo, Rambus fellow and distinguished inventor, talks with Semiconductor Engineering about different memory options, why some are better than others for certain tasks, and what the tradeoffs are between the different memory types and architectures. Related Articles/Videos Memory Tradeoffs Intensify In AI, Automotive Applications Why choosing memories and archi... » read more

Lithography Options For Next-Gen Devices

By Mark LaPedus - 18 Apr, 2019 - Comments: 2

Chipmakers are ramping up extreme ultraviolet (EUV) lithography for advanced logic at 7nm and/or 5nm, but EUV isn’t the only lithographic option on the table. For some time, the industry has been working on an assortment of other next-generation lithography technologies, including a new version of EUV. Each technology is different and aimed at different applications. Some are here today, w... » read more

3D NAND Metrology Challenges Growing

By Mark LaPedus - 09 Apr, 2019 - Comments: 8

3D NAND vendors face several challenges to scale their devices to the next level, but one manufacturing technology stands out as much more difficult at each turn—metrology. Metrology, the art of measuring and characterizing structures, is used to pinpoint problems and ensure yields for all chip types. In the case of 3D NAND, the metrology tools are becoming more expensive at each iteration... » read more

Week In Review: Manufacturing, Test

By Mark LaPedus - 22 Mar, 2019 - Comments: 0

Chipmakers TrendForce released its foundry rankings for the first quarter of 2019. TSMC is still the clear leader, followed in order by Samsung, GlobalFoundries and UMC, according to the firm. It was a tough quarter for all foundries. Samsung has rolled out its new High Bandwidth Memory (HBM2E) product. The new solution, called Flashbolt, is the industry’s first HBM2E to deliver a 3.2Gbps... » read more

5 Top Storylines For NAND Biz

By Mark LaPedus - 21 Feb, 2019 - Comments: 0

2019 is expected to be a busy, if not difficult, year in the NAND flash memory market. Vendors will continue to ramp up 3D NAND, the successor to traditional 2D or planar NAND. Then, over the last year, prices for NAND have dropped with oversupply in the market. What’s in store in 2019? Vendors are expected to rush out their next-generation products. Then, there is a debate whether the... » read more

In-Memory Vs. Near-Memory Computing

By Mark LaPedus - 21 Feb, 2019 - Comments: 1

New memory-centric chip technologies are emerging that promise to solve the bandwidth bottleneck issues in today’s systems. The idea behind these technologies is to bring the memory closer to the processing tasks to speed up the system. This concept isn’t new and the previous versions of the technology fell short. Moreover, it’s unclear if the new approaches will live up to their billi... » read more

What’s the Right Path For Scaling?

By Mark LaPedus - 02 Jan, 2019 - Comments: 1

The growing challenges of traditional chip scaling at advanced nodes are prompting the industry to take a harder look at different options for future devices. Scaling is still on the list, with the industry laying plans for 5nm and beyond. But less conventional approaches are becoming more viable and gaining traction, as well, including advanced packaging and in-memory computing. Some option... » read more

Fab Equipment Challenges For 2019

By Mark LaPedus - 17 Dec, 2018 - Comments: 0

After a period of record growth, the semiconductor equipment industry is facing a slowdown in 2019, in addition to several technical challenges that still need to be resolved. Generally, the equipment industry saw enormous demand in 2017, and the momentum extended into the first part of 2018. But then the memory market began deteriorating in the middle of this year, causing both DRAM and NAND ... » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

NAND Flash Targets 1,000 Layers

New techniques go beyond improved deposition and etching, but challenges stack up, too.

by Bryon Moyer

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

New AI Processors Architectures Balance Speed With Efficiency

Hot Chips 24: Large language models ratchet up pressure for sustainable computing and heterogeneous integration; data management becomes key differentiator.

by Ed Sperling

Defining The Chiplet Socket

The industry may have started with the wrong approach for enabling a third-party chiplet ecosystem, but who will step in and fix it?

by Brian Bailey

tag: NAND

China’s Latest Goal—More DRAMs

Falling Chip Forecasts

Memory Options And Tradeoffs

Lithography Options For Next-Gen Devices

3D NAND Metrology Challenges Growing

Week In Review: Manufacturing, Test

5 Top Storylines For NAND Biz

In-Memory Vs. Near-Memory Computing

What’s the Right Path For Scaling?

Fab Equipment Challenges For 2019

Trending Articles

NAND Flash Targets 1,000 Layers

Testing For Thermal Issues Becomes More Difficult

Auto Chip Aging Accelerates In Hot Climates

Is In-Memory Compute Still Alive?

Top-Down Vs. Bottom-Up Chiplet Design

Knowledge Centers
Entities, people and technologies explored