The Trouble With Abstractions

By Ann Mutschler - 27 Aug, 2015 - Comments: 0

Ask chip engineers about the value of abstractions and you're likely to get a spectrum of answers. While abstractions help in seeing the big picture on complex designs, the data for performance and power needs to be annotated from detailed information the engineering team may obtain later in the design flow. There is valuable information that can come from using abstractions correctly. And ... » read more

A Different Kind Of Sales Job

By Ed Sperling - 30 Jan, 2014 - Comments: 0

For years EDA companies have been pitching the benefits of ESL tools and high-level modeling, and for just as many years chipmakers have been throwing that idea back at tools vendors saying it’s too expensive to retool. Talks between the two have waffled between polite bickering and contentious negotiations. Chipmakers have approached these “talks” from the stronger bargaining position... » read more

Experts At The Table: The Future Of Verification

By Ed Sperling - 24 Oct, 2013 - Comments: 0

Semiconductor Engineering sat down to discuss the future of verification with Janick Bergeron, Synopsys fellow; Harry Foster, chief verification scientist at Mentor Graphics; Frank Schirrmeister, group director of product marketing for the Cadence System Development Suite; Prakash Narain, president and CEO of Real Intent; and Yunshan Zhu, vice president of new technologies at Atrenta. What foll... » read more

Experts At The Table: Does 20nm Break System-Level Design?

By Ed Sperling - 28 Jun, 2012 - Comments: 1

By Ann Steffora Mutschler System-Level Design sat down to discuss design at 20nm with Drew Wingard, chief technology officer at Sonics; Kelvin Low, deputy director of product marketing at GlobalFoundries, Frank Schirrmeister, group director of product marketing for system development in the system and software realization group at Cadence; and Mike Gianfagna, vice president of marketing at Atr... » read more

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: abstraction levels

The Trouble With Abstractions

A Different Kind Of Sales Job

Experts At The Table: The Future Of Verification

Experts At The Table: Does 20nm Break System-Level Design?