IP Security In FPGAs

By Ed Sperling - 05 Sep, 2019 - Comments: 0

Quinn Jacobson, strategic architect at Achronix, talks about security in FPGAs, including how to prevent reverse engineering of IP, how to make sure the design is authentic, and how to limit access to IP in transit and in the chip. » read more

FAA Traffic Management Anticipates Flying Cars

By Kevin Fogarty - 17 Oct, 2018 - Comments: 0

It may be a year or more before the U.S. Federal Aviation Administration (FAA) changes its rules enough for Amazon or other hopefuls to deliver products by drones. But the five-year FAA Reauthorization Act of 2018, signed into law Oct. 5, confirmed controversial rules the FAA considers critical to its ability to regulate drone traffic and confirmed funding and plans for drone-specific additi... » read more

DO-254 Explained

By Cadence - 21 Dec, 2016 - Comments: 0

This white paper, the first in a series of DO-254-related white papers, will explore the high-level concepts and activities within the DO-254 Design Assurance Guidance for Airborne Electronic Hardware specification, why they exist, and what they mean. In this paper, we will explore the safety-related concepts of requirements traceability, design assurance levels, the overall DO-254-compliant fl... » read more

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: aeronautics

IP Security In FPGAs

FAA Traffic Management Anticipates Flying Cars

DO-254 Explained