Changes In The Supply Chain

By Ed Sperling - 31 Jan, 2013 - Comments: 0

Runaway complexity in design, implementation, verification and manufacturing is being mirrored across an increasingly complex supply chain. Now the question is what to do about it. Complexity is being driven by the continued shrinking of feature sizes and the clamor for more functionality to leverage the real estate that becomes available with each new process node. But the increased density... » read more

It’s Transition Time Again

By Ed Sperling - 17 Jan, 2013 - Comments: 0

By Ed Sperling After decades of shrinking features, developing new software on every level and engineering huge improvements in energy efficiency and performance, the semiconductor industry has reached a crossroads. To get to the next level will require massive improvements on all fronts, but not all consumers will be willing to pay for them. For example, if a battery lasts an entire day f... » read more

Embedded Power Management Challenges Grow

By Ed Sperling - 17 Jan, 2013 - Comments: 0

By Ann Steffora Mutschler Power management always has been, and will continue to be, a big issue with electronic devices. But when it comes to power management in embedded systems—controlling battery power in a smartphone, an industrial automation or automotive application, among a myriad of other options—the approaches come with different variables. For example, deeply embedded s... » read more

First Silicon At 14nm

By Ed Sperling - 17 Jan, 2013 - Comments: 0

By Ed Sperling The first 14nm test chips are beginning to roll out the door from foundries, and companies are beginning to trumpet their success. But before anyone pops the champagne corks, there are some caveats. First of all, what most people are billing as 14nm chips are actually mostly 20nm. They are readily willing to concede that point, settling on 16nm, but the reality is that it’s... » read more

All Things To All Customers

By Ed Sperling - 17 Jan, 2013 - Comments: 0

By Ann Steffora Mutschler Low-Power High-Performance Engineering recently spoke with Suresh Menon, VP of systems development at Lattice Semiconductor, about the challenges of directing the development of power-sensitive FPGAs from architectural decisions to identifying the target applications. What follows are excerpts of that discussion. LPHP: When you look at the products that Lattic... » read more

Low Power: A Solved Problem (?)

By Atrenta - 17 Jan, 2013 - Comments: 0

The Consumer Electronics Show simply begs to be written about. I had the good fortune of attending the show in person a few years back. I’m now addicted to it. A lot of those reading this will be familiar with the Design Automation Conference. If you are, think of how many people are riding in the elevator vs. how many are in the grand ballroom (any venue will do). That’s a good way to unde... » read more

Experts At The Table: Obstacles In Low-Power Design

By Ed Sperling - 06 Dec, 2012 - Comments: 0

By Ed Sperling Low-Power/High-Performance Engineering sat down to discuss low-power design with with Leah Clark, associate technical director at Broadcom; Richard Trihy, director of design enablement at GlobalFoundries; Venki Venkatesh, engineering director at Atrenta; and Qi Wang, technical marketing group director at Cadence. What follows are excerpts of that conversation. LPHP: If you ar... » read more

No Road, No Roadmap

By Atrenta - 06 Dec, 2012 - Comments: 0

Happy holidays! It’s almost that time of year. Well-wishing and celebration are customary around now. I’ll get to that in a moment. But so are retrospectives and prognostication. Let’s focus on those for a moment. What has 2012 brought us, and what lies ahead? While there have been many technology advances and exciting new product introductions this past year, one fact shines through a... » read more

Experts At The Table: Obstacles In Low-Power Design

By Ed Sperling - 06 Dec, 2012 - Comments: 0

Experts At The Table: Obstacles In Low-Power Design

By Ed Sperling - 16 Nov, 2012 - Comments: 0

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: Atrenta

Changes In The Supply Chain

It’s Transition Time Again

Embedded Power Management Challenges Grow

First Silicon At 14nm

All Things To All Customers

Low Power: A Solved Problem (?)

Experts At The Table: Obstacles In Low-Power Design

No Road, No Roadmap

Experts At The Table: Obstacles In Low-Power Design

Experts At The Table: Obstacles In Low-Power Design