Week In Review: Auto, Security, Pervasive Computing

By Susan Rambo - 20 Jan, 2023 - Comments: 0

Pervasive computing Keysight Technologies introduced its new Electrical Performance Scan (EP-Scan), a high-speed digital simulation tool for rapid signal integrity (SI) analysis for hardware engineers and printed circuit board (PCB) designers. Siemens Digital Industries Software announced the opening of its eXplore Live at The Smart Factory @ Wichita, housed at Wichita State University’... » read more

Blog Review: Jan. 18

By Jesse Allen - 18 Jan, 2023 - Comments: 0

Synopsys' Dana Neustadter, Sara Zafar Jafarzadeh, and Ruud Derwig argue that we are already at an inflection point for post-quantum security because devices and infrastructure systems with longer life cycles or communicating data that must be kept confidential for an extended period need to have a path towards quantum-safe solutions. Siemens EDA's Harry Foster looks at trends in adoption of ... » read more

EV Architectures Evolving For Communication, Connectivity

By Marie C. Baca - 18 Jan, 2023 - Comments: 0

Electric vehicle architectures are rapidly evolving to accommodate multiple forms of connectivity, including in-vehicle, vehicle-to-vehicle, and vehicle-to-infrastructure communication. But so far, automotive OEMs have yet to come to a consensus on the winning technologies or the necessary standards — all of which will be necessary as cars become increasingly autonomous and increasingly inter... » read more

Chip Industry’s Technical Paper Roundup: Jan. 17

By Linda Christensen - 17 Jan, 2023 - Comments: 0

New technical papers added to Semiconductor Engineering’s library. [table id=74 /] If you have research papers you are trying to promote, we will review them to see if they are a good fit for our global audience. At a minimum, papers need to be well researched and documented, relevant to the semiconductor ecosystem, and free of marketing bias. There is no cost involved for us posting li... » read more

Selecting The Right RISC-V Core

By Brian Bailey - 16 Jan, 2023 - Comments: 0

With an increasing number of companies interested in devices based on the RISC-V ISA, and a growing number of cores, accelerators, and infrastructure components being made available, either commercially or in open-source form, end users face an increasingly difficult challenge of ensuring they make the best choices. Each user likely will have a set of needs and concerns that almost equals th... » read more

Week In Review: Design, Low Power

By Jesse Allen - 13 Jan, 2023 - Comments: 0

With funding from the Semiconductor Research Corporation, a group of 10 universities is banding together to create the Processing with Intelligent Storage and Memory center, or PRISM, led by University of California San Diego. The $50.5 million PRISM center will focus on four different themes: novel memory and storage devices and circuits; next generation architectures; systems and software; an... » read more

Design And Verification Methodologies Breaking Down

By Brian Bailey - 12 Jan, 2023 - Comments: 0

Tools, methodologies and flows that have been in place since the dawn of semiconductor design are breaking down, but this time there isn't a large pool of researchers coming up with potential solutions. The industry is on its own to formulate those ideas, and that will take a lot of cooperation between EDA companies, fabs, and designers, which has not been their strong point in the past. It ... » read more

Will Floating Point 8 Solve AI/ML Overhead?

By Karen Heyman - 12 Jan, 2023 - Comments: 2

While the media buzzes about the Turing Test-busting results of ChatGPT, engineers are focused on the hardware challenges of running large language models and other deep learning networks. High on the ML punch list is how to run models more efficiently using less power, especially in critical applications like self-driving vehicles where latency becomes a matter of life or death. AI already ... » read more

Easing The CFD Engineer’s Life With Automated Meshing

By Veena Parthan - 12 Jan, 2023 - Comments: 0

Mesh generation is where the user’s expertise and ingenuity can influence the convergence and accuracy of a computational fluid dynamics (CFD) solution by selecting mesh type, topology, and cell quality. But with the rush to automate mesh generation, will the control be ripped out of the user’s hand, or will a valuable engineering skill be lost? The extent to which meshing can be automated... » read more

Blog Review: Jan. 11

By Jesse Allen - 11 Jan, 2023 - Comments: 0

Cadence's Veena Parthan explains why in CFD, understanding the consequences of choices regarding the computational mesh is essential for generating high-fidelity simulation results. Synopsys' Chris Clark shares key considerations and questions to factor in when developing solutions for software-defined vehicles that must meet safety, security, reliability, and quality standards. Siemens E... » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

Legacy Process Nodes Going Strong

The critical, and growing, significance of mature node chips and processes.

by Bryon Moyer

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: Cadence

Week In Review: Auto, Security, Pervasive Computing

Blog Review: Jan. 18

EV Architectures Evolving For Communication, Connectivity

Chip Industry’s Technical Paper Roundup: Jan. 17

Selecting The Right RISC-V Core

Week In Review: Design, Low Power

Design And Verification Methodologies Breaking Down

Will Floating Point 8 Solve AI/ML Overhead?

Easing The CFD Engineer’s Life With Automated Meshing

Blog Review: Jan. 11

Trending Articles

Hybrid Bonding Makes Strides Toward Manufacturability

Americas Chip Funding Energizes Industry

Advanced Packaging Driving New Collaboration Across Supply Chain

Chiplets Make Progress Using Interconnects As Glue

2D Semiconductors Make Progress, But So Does Silicon

Knowledge Centers
Entities, people and technologies explored