While contact gate pitch (GP) and fin pitch (FP) scaling continues to provide higher performance and lower power to finFET platforms, controlling RC parasitics and achieving higher transistor performance at technology nodes of 5nm and beyond becomes challenging.
In collaboration with Imec, we recently used SEMulator3D virtual fabrication to explore an end-to-end solution to better underst...
» read more
