Security Highlight: Honda Rolling-PWN Attack

By Ramiro Pareja Veredas - 01 Sep, 2022 - Comments: 0

The attack known as Rolling-PWN (CVE-2021-46145) [1] is the latest of a recent series of security issues affecting the car’s immobilizers and RKEs (Remote Keyless Entry, also known as the keyfob or remote control). Over the past years, we have seen how security researchers identified attacks that could open and even start cars from vendors like Tesla [2], Hyundai-Kia [3], VAG (Volkswagen, ... » read more

Implementing Cryptographic Algorithms for the RISC-V Instruction Set Architecture in Two Cases

By Technical Paper Link - 18 Aug, 2022 - Comments: 0

This new technical paper titled "Symmetric Cryptography on RISC-V: Performance Evaluation of Standardized Algorithms" was published by researchers at Intel, North Arizona University and Google, with partial funding from U.S. Air Force Research Laboratory. Abstract "The ever-increasing need for securing computing systems using cryptographic algorithms is spurring interest in the efficient i... » read more

Hertzbleed: Prime Time For Power Side Channel Countermeasures Or Novelty Attack?

By Jasper van Woudenberg - 04 Aug, 2022 - Comments: 0

Hertzbleed is a new side-channel attack that turns a power side channel into a timing side channel. That timing side channel may be exploitable even if the algorithm runs in a constant number of clock cycles. The novel observation is that the duration of a clock cycle can vary depending on the data processed on a CPU that uses dynamic frequency scaling. This allows a remote attacker to extract... » read more

Maximize Memory Security Of HPC SoCs With Efficient Crypto IP

By Dana Neustadter - 08 Jul, 2022 - Comments: 0

Data that is created and transferred between billions of devices and the cloud is growing exponentially. More and more devices are entering the market, the cloud is expanding to the network edge and new applications are emerging. These factors are drivers for technological advances in high-performance computing (HPC), reshaping system-on-chip (SoC) designs to address the need for more accelerat... » read more

Hertzbleed: A New Family of Side-Channel Attacks–Root Case: Dynamic Frequency Scaling

By Technical Paper Link - 01 Jul, 2022 - Comments: 0

New research paper titled "Hertzbleed: Turning Power Side-Channel Attacks Into Remote Timing Attacks on x86" from researchers at UT Austin, University of Illinois Urbana-Champaign (UIUC) and University of Washington can be found here. (preprint). This paper will be presented at the 31st USENIX Security Symposium (Boston, 10–12 August 2022). Summary explanation of the Hertzbleed ... » read more

U. Of Florida: Protecting Chip-Design IP From Reverse-Engineering

By Technical Paper Link - 13 Jun, 2022 - Comments: 0

New research paper titled "Hardening Circuit-Design IP Against Reverse-Engineering Attacks" from University of Florida. "Design-hiding techniques are a central piece of academic and industrial efforts to protect electronic circuits from being reverse-engineered. However, these techniques have lacked a principled foundation to guide their design and security evaluation, leading to a long line... » read more

Silicon Verified ASIC Implementation for Saber

By Technical Paper Link - 13 May, 2022 - Comments: 0

New research paper from Purdue University, KU Leuven, and Intel Labs titled "A 334uW 0.158mm2 Saber Learning with Rounding based Post-Quantum Crypto Accelerator." Abstract: "National Institute of Standard & Technology (NIST) is currently running a multi-year-long standardization procedure to select quantum-safe or post-quantum cryptographic schemes to be used in the future. Saber is the... » read more

FICS Research Institute: Detailed Assessment of the PQC Candidates To Power Side Channel Attacks

By Technical Paper Link - 11 May, 2022 - Comments: 0

New research paper by a team of researchers from FICS Research Institute titled "PQC-SEP: Power Side-Channel Evaluation Platform for Post-Quantum Cryptography Algorithms." Abstract "Research in post-quantum cryptography (PQC) aims to develop cryptographic algorithms that can withstand classical and quantum attacks. The recent advance in the PQC field has gradually switched from the theory t... » read more

SCV (select, cross, and variation): Data Encryption

By Technical Paper Link - 06 May, 2022 - Comments: 0

A new technical paper "RSCV: Reversible Select, cross and variation architecture in quantum-dot cellular automata." Abstract "In the past few years, CMOS semiconductor has been a growing and evolving technology in VLSI. However, due to the scaling issue and some other constraints like heat generation, high power consumption QCA (quantum cellular automata) emerged as an alternate and enhan... » read more

Hardware Countermeasures Benchmarking against Fault Attacks

By Technical Paper Link - 18 Apr, 2022 - Comments: 0

Abstract "The development of differential fault analysis (DFA) techniques and mechanisms to inject faults into cryptographic circuits brings with it the need to use protection mechanisms that guarantee the expected level of security. The AES cipher, as a standard, has been the target of numerous DFA techniques, where its security has been compromised through different formulations and types of... » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: cryptography