DAC 2020: Virtual And Different

By Ed Sperling - 08 Jun, 2020 - Comments: 0

Zhuo Li, group director at Cadence, and Harry Foster, chief scientist at Mentor, a Siemens Business, talk about the changes in content for this year's Design Automation Conference. » read more

Design Of An Ultra-Low-Power Current Steering DAC In A Modern SOI technology

By Fraunhofer IIS/EAS - 13 May, 2020 - Comments: 0

Despite the tremendous advancement in innovations on digitizing and processing signals over the last century, real world signals are inevitably analog in nature. A digital-to-analog converter (DAC) serves in translating these digitized signals into different analog quantities like voltage, current or charges. We mainly focus on a Nyquist-rate current-steering digital- to-analog converte... » read more

Week In Review: Design, Low Power

By Jesse Allen - 08 May, 2020 - Comments: 0

Tools & IP Ansys' RedHawk-SC multiphysics signoff software was certified for all TSMC advanced process technologies, including N16, N12, N7, N6 and N5. The certification includes extraction, power integrity and reliability, signal electromigration (EM) and thermal reliability analysis and statistical EM budgeting analysis. Aldec launched a new FPGA accelerator board for high performance... » read more

Power/Performance Bits: Nov. 11

By Jesse Allen - 11 Nov, 2019 - Comments: 0

Smaller DACs and ADCs Researchers at the National University of Singapore invented a novel class of Digital-to-Analog (DAC) and Analog-to-Digital Converters (ADC) that use a fully-digital architecture. This digital architecture means design time for sensor interfaces can be reduced from months to hours with a fully-automated digital design methodology, the team said. It also has the benefit... » read more

Week In Review: Design, Low Power

By Jesse Allen - 04 Oct, 2019 - Comments: 0

Synopsys completed its acquisition of QTronic GmbH, a provider of simulation, test tools, and services for automotive software and systems development. Terms of the deal were not disclosed. Synopsys launched the PrimeECO design closure solution, a signoff-driven solution that the company says achieves signoff closure with zero iterations. The tool includes a machine-learning-driven Hybrid Ti... » read more

DAC 2019 Was About More Than Just Chips

By Jo Windel - 27 Jun, 2019 - Comments: 0

Behind all the noise of the vast array of slot machines, gambling tables and bars and the bright lights of the Las Vegas strip was the large gathering of the annual Design Automation Conference, which was back in the bustling city for the first time in just under 20 years. Following its success in San Francisco last year, and indeed where it will return next July (co-located with the SEMICON... » read more

Meanwhile, 35 Years Later…

By Zibi Zalewski - 27 Jun, 2019 - Comments: 0

At this year’s Design Automation Conference, held on June 3, 4 and 5 in Las Vegas and about 10 miles away from our head office in Las Vegas, Nevada, we celebrated our 35th anniversary with a resounding reaffirmation of our raison d’etre: the provision of verification solutions for some of industry’s most pressing challenges. We had on display a variety of solutions – both hardware ... » read more

Will Open-Source EDA Work?

By Kevin Fogarty - 26 Jun, 2019 - Comments: 4

Open-source EDA is back on the semiconductor industry's agenda, spurred by growing interest in open-source hardware. But whether the industry embraces the idea with enough enthusiasm to make it successful is not clear yet. One of the key sponsors of this effort is the U.S. Defense Advanced Research Projects Agency (DARPA), which is spearheading a number of programs to lower the cost of chip ... » read more

Hacking SoC IP Under Pressure

By Susan Rambo - 11 Jun, 2019 - Comments: 0

Hack@DAC certainly shows that some teams can find bugs faster than others. The hackfest, now in its third year, is a bug-finding contest for teams of university students joined by a smattering of industry members whose task is to find a bugs implanted in SoC IP. The teams follow the practices of real-world security teams. “[The teams'] objective is to identify the security vulnerabilitie... » read more

Week In Review: Design, Low Power

By Jesse Allen - 07 Jun, 2019 - Comments: 0

M&A Infineon Technologies will acquire Cypress Semiconductor for $23.85 per share in cash, or $10.1 billion. The deal will place Infineon as the number eight chip manufacturer in the world based on 2018 revenues and create an automotive powerhouse, making the combined company the largest supplier of chips to the automotive market. Infineon sees potential to reach into new industrial and co... » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

New AI Processors Architectures Balance Speed With Efficiency

Hot Chips 24: Large language models ratchet up pressure for sustainable computing and heterogeneous integration; data management becomes key differentiator.

by Ed Sperling

tag: DAC

DAC 2020: Virtual And Different

Design Of An Ultra-Low-Power Current Steering DAC In A Modern SOI technology

Week In Review: Design, Low Power

Power/Performance Bits: Nov. 11

Week In Review: Design, Low Power

DAC 2019 Was About More Than Just Chips

Meanwhile, 35 Years Later…

Will Open-Source EDA Work?

Hacking SoC IP Under Pressure

Week In Review: Design, Low Power