Power/Performance Bits: April 16

By Jesse Allen - 16 Apr, 2019 - Comments: 0

Faster CNN training Researchers at North Carolina State University developed a technique that reduces training time for deep learning networks by more than 60% without sacrificing accuracy. Convolutional neural networks (CNN) divide images into blocks, which are then run through a series of computational filters. In training, this needs to be repeated for the thousands to millions of images... » read more

Week in Review: IoT, Security, Auto

By Jeff Dorsch - 12 Apr, 2019 - Comments: 0

Internet of Things Smart-building technology is a factor in marketing new facilities to prospective tenants. The new Cambridge Crossing development in Cambridge, Mass., aspires to attract tech-oriented tenants much like nearby Kendall Square, this analysis notes. Philips has agreed to lease seven floors in Cambridge Crossing’s first office building, making that location its North American he... » read more

Why 56Gb/s And 112Gb/s SerDes Matter In Our Daily Social-Media-Driven Lives

By eSilicon - 27 Feb, 2019 - Comments: 0

Hyper-scalers and service providers are moving from 100GbE to 400GbE Ethernet rates and beyond. Wireline and wireless networks are driving new architectures to support the move from 4G LTE to 5G infrastructure. These transitions are driven by the increasing global IP traffic as the world becomes more connected and digital. At the same time, the decentralization of the cloud and data centers are... » read more

AI Chips: NoC Interconnect IP Solves Three Design Challenges

By Kurt Shuler - 10 Jan, 2019 - Comments: 0

New network-on-chip (NoC) interconnect IP is now available for artificial intelligence (AI) systems-on-chip (SoC). Arteris IP launched the fourth generation of the FlexNoC interconnect IP with a new optional AI package. The novel NoC interconnect technologies solves many data flow problems in today’s AI designs. Innovative features address the requirements of the next-generation of AI chips t... » read more

Making IP Friendlier

By Brian Bailey - 27 Dec, 2018 - Comments: 2

Semiconductor Engineering sat down to discuss IP tracking and management with Ranjit Adhikary, vice president of marketing for ClioSoft; Jim Bruister, director digital systems (since retired) at Silvaco; Marc Greenberg, product marketing group director at Cadence; and Kelvin Low, vice president of marketing at Arm. What follows are excerpts from that conversation. Part one can be found here. ... » read more

Next-Generation Ethernet Interconnects For 400G Hyperscale Data Centers

By Rita Horner - 08 Nov, 2018 - Comments: 0

The need for higher bandwidth with efficient connectivity increases as hyperscale data centers transition to faster, flatter, and more scalable network architectures, such as the 2-tier leaf-spine, as seen in Figure 1. The leaf-spine architecture requires massive interconnects as each leaf switch fans-out to every spine switch, maximizing connectivity between servers. Hardware accelerators, art... » read more

Power Issues Grow For Cloud Chips

By Ann Mutschler - 11 Oct, 2018 - Comments: 0

Performance levels in traditional or hyperscale data centers are being limited by power and heat caused by an increasing number of processors, memory, disk and operating systems within servers. The problem is so complex and intertwined, though, that solving it requires a series of steps that hopefully add up to a significant reduction across a system. But at 7nm and below, predicting exactly... » read more

Enabling Device Intelligence

By Synopsys - 18 Sep, 2018 - Comments: 0

The explosive growth in silicon and software for artificial intelligence applications is transforming everything we know about connectivity, energy-efficiency, mobility, and security. Machine learning (ML) techniques are already used in computer vision, object recognition, speech recognition, and big data analytics. Deep learning (DL) algorithms and neural networks are pushing both silicon and ... » read more

Huge Performance Gains Ahead

By Ed Sperling - 30 Aug, 2018 - Comments: 0

Rambus Chief Scientist Craig Hampel talks about what will drive the next big performance gains after Moore’s Law, from the data center to the edge. https://youtu.be/ItHCsei7YTc » read more

Week in Review: IoT, Security, Auto

By Jeff Dorsch - 10 Aug, 2018 - Comments: 0

Cybersecurity Jens (Atom) Steube, a cybersecurity researcher and creator of the Hashcat password cracking tool, was probing for vulnerabilities in the new WPA3 security standard for Wi-Fi routers. WPA3 presents a robust defense against hacking, yet Steube discovered a security flaw in routers using WPA/WPA2 – one that leaves Wi-Fi passwords enabled with Pairwise Master Key Identifiers vulner... » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

tag: data centers

Power/Performance Bits: April 16

Week in Review: IoT, Security, Auto

Why 56Gb/s And 112Gb/s SerDes Matter In Our Daily Social-Media-Driven Lives

AI Chips: NoC Interconnect IP Solves Three Design Challenges

Making IP Friendlier

Next-Generation Ethernet Interconnects For 400G Hyperscale Data Centers

Power Issues Grow For Cloud Chips

Enabling Device Intelligence

Huge Performance Gains Ahead

Week in Review: IoT, Security, Auto

Trending Articles

Is In-Memory Compute Still Alive?

Baby Steps Toward 3D DRAM

Chip Industry Week In Review

Chip Industry Week in Review

What’s Next For Through-Silicon Vias

Knowledge Centers
Entities, people and technologies explored