Reduce BOM Costs And Development Efforts for EtherCAT and Other Industrial Ethernet-Compatible Servo Systems

By Renesas - 21 Jun, 2023 - Comments: 0

EtherCAT and other industrial Ethernet systems are expanding into fields beyond factory networks. On the other hand, the conventional implementation style of industrial Ethernet introduces the issue of rising BOM costs due to an increase in the number of required components. Moreover, supporting multiple industrial Ethernet protocols require more reusable software other than industrial Ethernet... » read more

Real-Time Performance Across The Factory Floor

By Andrew Caples - 26 Jan, 2017 - Comments: 0

Next generation processors continue to push the performance envelope. It seems the price continues to drop while the processing speeds increase with each new processor release. I recall discussions not that long ago in which the future utility of real-time operating systems and middleware were being bantered about as if they were not going to be required going forward. After all, with each subs... » read more

New Standards For Connectivity

By Ed Sperling - 22 Jul, 2010 - Comments: 0

By Pallab Chatterjee The last couple of months have been busy for data transfer standards. Consider the following moves: Power Line Communication (PLC) has become a new standard by the IEEE and has two groups promoting it: HD-PLC and Home Plug Alliance. Bluetooth also has made progress with the draft of the new Bluetooth Low Energy Technology as part of the July version 4 specificatio... » read more

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: EtherCAT

Reduce BOM Costs And Development Efforts for EtherCAT and Other Industrial Ethernet-Compatible Servo Systems

Real-Time Performance Across The Factory Floor

New Standards For Connectivity