Securing SOCs With Esecure HRoT From Silex Insight And Tortuga Logic’s Radix-S

By Tortuga Logic - 04 Nov, 2020 - Comments: 0

In this new whitepaper, you will learn: How Hardware Roots of Trust (HRoTs) are being used to protect systems with a security foundation The use of Threat modeling to effectively to verify the eSecure HRoT from Silex Insight in surrounding systems A five-step hardware security validation process that leverages hardware CWEs and Tortuga Logic’s Radix-S to detect and prevent securi... » read more

What Makes A Chip Tamper-Proof?

By Bryon Moyer - 04 Jun, 2020 - Comments: 5

The cyber world is the next major battlefield, and attackers are busily looking for ways to disrupt critical infrastructure. There is widespread proof this is happening. “Twenty-six percent of the U.S. power grid was found to be hosting Trojans," said Haydn Povey, IAR Systems' general manager of embedded security solutions. "In a cyber-warfare situation, that's the first thing that would b... » read more

Detect And Prevent Security Vulnerabilities In Your Hardware Root Of Trust

By Tortuga Logic - 03 Jun, 2020 - Comments: 0

Hardware is at the root of the trust chain. Software runs on chipsets in every system meaning that if the hardware itself is not secure the most advanced software-level defenses can still be circumvented. However, it is important to emphasize that analyzing hardware in isolation also does not guarantee system-level security. Composing different parts of a system together can result in vulnerabi... » read more

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

NAND Flash Targets 1,000 Layers

New techniques go beyond improved deposition and etching, but challenges stack up, too.

by Bryon Moyer

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

New AI Processors Architectures Balance Speed With Efficiency

Hot Chips 24: Large language models ratchet up pressure for sustainable computing and heterogeneous integration; data management becomes key differentiator.

by Ed Sperling

tag: HRoT

Securing SOCs With Esecure HRoT From Silex Insight And Tortuga Logic’s Radix-S

What Makes A Chip Tamper-Proof?

Detect And Prevent Security Vulnerabilities In Your Hardware Root Of Trust