The Early Bird Gets More Secure Hardware

By Rob van Blommestein - 02 Sep, 2021 - Comments: 0

I’m sure you’ve heard the expression “The early bird gets the worm.” This proverb emphasizes the importance of starting something early to maximize the potential outcome. In terms of hardware security, this idiom is spot on. Cybersecurity shouldn’t only be about protecting the software from attacks. Hardware is just as important. Cyberattacks continue to advance significantly, prog... » read more

IP Security Assurance Standard

By Accellera - 14 Oct, 2020 - Comments: 0

This whitepaper is available from the IP Security Assurance (IPSA) Working Group that describes Accellera’s initial proposal to address the industry’s security concerns involving IP integration. Since integrators typically treat IP as a “black box,” vulnerabilities may inadvertently be inserted into an SoC/ASIC. The whitepaper details the objectives of the IPSA standard and its approach... » read more

Week In Review: Design, Low Power

By Jesse Allen - 07 Sep, 2018 - Comments: 0

Cadence teamed up with nine PCB manufacturing partners on an ecosystem to provide easier access to partners' technology files to improve PCB manufacturability. The program, DesignTrue DFM, allows for automated import of a manufacturer's latest DFM rules as well as rule checking in real time as part of the PCB layout process. The nine initial PCB manufactures supporting the program are: Bay Area... » read more

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

NAND Flash Targets 1,000 Layers

New techniques go beyond improved deposition and etching, but challenges stack up, too.

by Bryon Moyer

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

New AI Processors Architectures Balance Speed With Efficiency

Hot Chips 24: Large language models ratchet up pressure for sustainable computing and heterogeneous integration; data management becomes key differentiator.

by Ed Sperling

tag: IP Security Assurance Working Group

The Early Bird Gets More Secure Hardware

IP Security Assurance Standard

Week In Review: Design, Low Power

Trending Articles

NAND Flash Targets 1,000 Layers

One Chip Vs. Many Chiplets

FOPLP Gains Traction in Advanced Semiconductor Packaging

HBM Options Increase As AI Demand Soars

Asia Government Funding Surges

Knowledge Centers
Entities, people and technologies explored