Week In Review: Design, Low Power


Tools & IP Imperas Software introduced the RISC-V Verification Interface (RVVI). The open standard and methodology can be adapted to any configuration permitted within the RISC-V specifications. RVVI defines interfaces between RTL, reference model, and testbench for RISC-V design verification, with the aim of making RISC-V processor DV reusable. It supports multi-hart, superscalar, and out... » read more

Legal Battlefield In Emulation


Given the rate of research and development within the EDA industry, you might expect it to be a highly litigious industry, but apart from theft claims, there have not been that many law suits brought to bear – except in the area of [getkc id="30" comment="emulation"]. Emulation has, since its early days in the early 1990s, always been a legal battlefield, and the hostilities continue to this ... » read more

Newer posts →