The Ultimate Guide To PCB Layout For GaN Transistors

By Francesco Di Domenico - 05 Oct, 2023 - Comments: 0

In the ever-evolving landscape of power electronics, the emergence of gallium nitride (GaN) transistors has ignited a revolution by offering unparalleled benefits, including remarkable efficiency and power density enhancements. The art of PCB layout has been a crucial component in power electronic design for over four decades now, ever since the advent of switching power supplier. From the ea... » read more

AI PCB Design: How Generative AI Takes Us From Constraints To Possibilities

By Michael Jackson - 07 Sep, 2023 - Comments: 0

Generative artificial intelligence (AI) represents the next great step forward in PCB design. This is, of course, what you might expect me to say. 2023 has been a year dominated by the rise of generative AI, with large language models (LLMs) as the unquestionable poster child. It’s easy to see why; LLMs seemingly fulfill the promise of sentience, while in reality, they’re simply very goo... » read more

PCB Layout Tips For Low Side Gate Drivers With OCP

By Weidong Chu - 10 Mar, 2022 - Comments: 0

Our 1ED44173/5/6 are the new low side gate driver ICs that integrate over-current protection (OCP), FAULT status output and enable function. This high integration level is excellent for the digitally controlled Power Factor Correction (PFC) applications with boost topology and ground reference switching. In PFC applications, shunts are used to sense power switch current or DC bus current... » read more

Best Practices And Constraint Management Tools Speed RF Design For The IoT

By Jim Martens - 06 Aug, 2020 - Comments: 0

By Jim Martens and David Zima The IoT has increased the demand for good radio frequency (RF) design practices from the mains, to wall outlet power, all the way to the antenna. With several IoT standards employed today, constraint management has become critical to ensuring that designs meet product performance and reliability. Even the simplest of IoT designs can benefit from constraint ma... » read more

High Speed PCB Layout: Physical Design Issues Of Highspeed Interfaces

By Various Writers - 28 Jun, 2012 - Comments: 0

Moore’s law, applied to data rates, has pushed PCB circuits so fast that the layout becomes part of the circuit. In designs such as DDR3 and PCIe, the fastest memory and high-speed serial performance comes with very specific physical layout requirements that are not obvious. Unless you are thinking like an RF designer, there are many unexpected challenges to a successful high-speed layout. A ... » read more

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

NAND Flash Targets 1,000 Layers

New techniques go beyond improved deposition and etching, but challenges stack up, too.

by Bryon Moyer

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

New AI Processors Architectures Balance Speed With Efficiency

Hot Chips 24: Large language models ratchet up pressure for sustainable computing and heterogeneous integration; data management becomes key differentiator.

by Ed Sperling

tag: PCB layout

The Ultimate Guide To PCB Layout For GaN Transistors

AI PCB Design: How Generative AI Takes Us From Constraints To Possibilities

PCB Layout Tips For Low Side Gate Drivers With OCP

Best Practices And Constraint Management Tools Speed RF Design For The IoT

High Speed PCB Layout: Physical Design Issues Of Highspeed Interfaces

Trending Articles

NAND Flash Targets 1,000 Layers

One Chip Vs. Many Chiplets

FOPLP Gains Traction in Advanced Semiconductor Packaging

HBM Options Increase As AI Demand Soars

Asia Government Funding Surges

Knowledge Centers
Entities, people and technologies explored