SEMI Members Mobilize For 2017 SEMI Washington Forum

By Jamie Girard - 20 Apr, 2017 - Comments: 0

SEMI hosted 24 industry executives in Washington, DC on March 28 & 29 to take part in the annual SEMI Washington Forum. The Washington Forum, which is supported by SEMI’s North American Advisory Board (NAAB), gives SEMI member company executives a chance to come to the Nation’s capital for a firsthand experience in engaging policymakers on the issues that are pertinent to the industry. ... » read more

Joint R&D Has Its Ups And Downs

By Jeff Dorsch - 07 Sep, 2016 - Comments: 0

As corporate spending on research and development dwindles, enterprises are reaching out to colleges and universities to supplement their R&D. And they often are finding eager partners in those endeavors, as professors and their graduate students look for help, financial and technical, in addressing long-term research projects. “Pure research is just a luxury no one can afford anymore,... » read more

Changing Economics In Chip Manufacturing

By Ed Sperling - 18 Aug, 2016 - Comments: 1

The foundry and equipment businesses are poised for significant changes that could affect the balance of power far beyond just the semiconductor manufacturing sector. It’s no secret that the number of companies developing new chips at 7nm is shrinking. There will be even fewer at 5nm. The business case for moving forward is that density must provide a competitive edge. But that density imp... » read more

Executive Insight: Jack Harding

By Ed Sperling - 03 Aug, 2016 - Comments: 0

[getperson id="11145" comment="Jack Harding"], president and CEO of [getentity id="22242" e_name="eSilicon"], sat down with Semiconductor Engineering to talk about consolidation, business relationships, what it will take to survive in the IoT age, and how to better optimize chips. What follows are excerpts of that conversation. SE: We’ve been looking at consolidation for a while and all th... » read more

Successful FlexTech Integration Providing New Opportunities for SEMI Members

By SEMI - 23 Jun, 2016 - Comments: 0

By Michael Ciesinski, President, FlexTech In 2014, SEMI developed a new model – SEMI Strategic Association Partnership – for engaging other associations and organizations in a strategic, long-term relationship that supports and advances the interests of SEMI members in emerging and adjacent segments of the electronics supply chain. The strategic partner brings a community, brand, and pro... » read more

Inside The OSAT Business

By Mark LaPedus - 17 Mar, 2016 - Comments: 0

Semiconductor Engineering sat down to discuss the IC-packaging industry, foundries, China and other topics with Tien Wu, chief operating officer at Taiwan's Advanced Semiconductor Engineering (ASE), the world's largest outsourced semiconductor assembly and test (OSAT) vendor. What follows are excerpts of that conversation. SE: What is your overall outlook for 2016? Wu: Last year, the semi... » read more

Inside The SRC

By Mark LaPedus - 17 Dec, 2015 - Comments: 0

Semiconductor Engineering sat down to talk with Ken Hansen, the new president and chief executive of the Semiconductor Research Corp. (SRC), a U.S.-based technology research consortium. Prior to joining the SRC in May, Hansen was vice president and chief technology officer at Freescale. What follows are excerpts of that conversation. SE: My impression is that the SRC allocates funding for va... » read more

Shrinking R&D Pool

By Ed Sperling - 20 Aug, 2015 - Comments: 2

The rule of thumb in business is that consolidation in a maturing industry improves the health of the surviving companies. In most market sectors that's true. In the semiconductor industry, that formula doesn't work. The reason is due to what might well be called foundational economics. While it's possible to reduce costs in making chips for years to come, at some point the basic building bl... » read more

Manufacturing Bits: June 16

By Mark LaPedus - 16 Jun, 2015 - Comments: 0

Harmonic EUV The U.S. Department of Energy’s Lawrence Berkeley National Laboratory has devised an efficient extreme ultraviolet (EUV) source. The technology could one day be used for a new class of metrology tools, based on angle-resolved photoemission spectroscopy (ARPES). This technique makes use of a photoelectric effect for studying materials. To enable the source, Berkeley Labs devel... » read more

Executive Insight: Charles Janac

By Ed Sperling - 08 Jun, 2015 - Comments: 0

SE: One of the big stories these days is consolidation. What are you seeing on your side? Janac: There are about 230 companies doing SoCs right now. Maybe 150 should be doing that. As the game gets more expensive and more difficult, some of the companies that don't have volume may have to do something else. Consolidation is part of that. But you're also going to see movement toward platforms... » read more

← Older posts Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?