Improving Chip Efficiency, Reliability, And Adaptability


Peter Schneider, director of Fraunhofer Institute for Integrated Circuits' Engineering of Adaptive Systems Division, sat down with Semiconductor Engineering to talk about new models and approaches for ensuring the integrity and responsiveness of systems, and how this can be done within a given power budget and at various speeds. What follows are excerpts of that conversation. SE: Where are y... » read more

AI Design In Korea


Like many in the semiconductor design businesses, Arteris IP is actively working with the Korean chip companies. This shouldn’t be a surprise. If a company is building an SoC of any reasonable size, it needs network-on-chip (NoC) interconnect for optimal QoS (bandwidth and latency regulation and system-level arbitration) and low routing congestion, even in application-centric designs such as ... » read more

Race Of Nations


Technology is the next arms race, and this is not just about national defense in the traditional sense. Countries collectively are pouring hundreds of billions of dollars into developing technology for the future, from education to outright grants and seed funding, and they are working with private industry to continue investing in their respective national futures. Which technologies and na... » read more

Supporting Academic Institutions – A Corporate Responsibility?


Innovation is rooted in collaboration, and there’s no better example—when done correctly—than the partnership between the various academic institutes or between the industry and academia. It’s a symbiotic relationship: Companies get access to leading research, ideas and creativity, while universities and research consortia get access to proven technologies, methodologies and experienced... » read more

What’s Better than the Internet of Things?


We all like the Internet of Things, whatever that is. Would you be interested in the Innovative and Intelligent Internet of Things? The Semiconductor Research Corporation can get you involved in that project, also known as I3T. “This research enables breakthrough technologies for the next generation of intelligent, connected, and autonomous devices,” the I3T website reads. The program is... » read more

Not All Scientific Problems Can Be Solved


In the early part of the 20th century psychologist Karl Lashley set out to locate and study the engram, the memory storage center for the human brain. He never found it. In fact, he ended up disproving the theory that an engram even exists, which was far more important to the understanding of the brain than if he had proven the existence of an engram. The results of more than six decades of ... » read more

Watching Qubits At Work


As previously discussed, part of the appeal of qubits based on nitrogen-vacancy (N-V) defect centers in diamond is the ability to manipulate them with light. Light pulses can be used both to initialize the qubit array and to measure the results of quantum computations. As recent work at The University of Chicago shows, light can also be used to study the evolution of the quantum state in the... » read more

Advanced SoC Interconnect IP


By Kurt Shuler I am thoroughly enjoying 2013. That’s because there seems to be a lot more reason for optimism this year than last year. But before we let go of 2012, it’s important to reflect on the past year and see what it can teach us so we can make better business decisions moving forward. The one lesson learned is that flexibility for SoC designs is increasingly more important. In ... » read more

Exclusive Research: What’s Happening With Third-Party IP


Analog and mixed signal IP began closing the gap with digital core IP in design explorations in the first two months of this year, a clear sign that multicore systems on chip have emerged as the dominant semiconductor model and that the architecture requires both types of IP. While it’s too early to tell this year what effect that will have on overall design activity—the economy is the rea... » read more

Follow The Design Activity


Everyone seems to be on a low-power kick, from the ASIC/ASSP world to the growing market of low-power embedded processors and SoCs. But what do the actual numbers tell us about the future trends for such low-power designs? One way to answer that question is to look at the result of architectural tradeoff studies currently being performed by chip designers. (See chart below) A causal glance a... » read more

← Older posts