Upping The Ante

By Ed Sperling - 13 Dec, 2012 - Comments: 0

The increasing number of research projects under way to solve many of the thorniest issues in the history of semiconductor design and manufacturing are a testament to just how tough the job has become. Never before have there been so many technological roadblocks at the same time—and so many potential options for solving them. Those challenges—or opportunities, as marketing execs like to... » read more

Wafer Leaders Extend Basis for Global SOI Supply

By Various Writers - 16 Oct, 2012 - Comments: 0

Posted by Adele Hars, Editor-in-Chief, Advanced Substrate News ~ ~ It’s a bright green light from the world leaders in SOI wafer capacity. Soitec, the world leader in SOI wafer production, and long-time partner Shin-Etsu Handatai (SEH), the world’s biggest producer of silicon wafers, have extended their licensing agreement and expanded their technology cooperation. SEH is a $12... » read more

DSA: High Stakes Game Of Alphabet Soup

By Ed Sperling - 20 Sep, 2012 - Comments: 0

By Mark LaPedus Directed self-assembly (DSA) is making progress for potential use in semiconductor production, but the industry must make some major advances in a sometimes forgotten and unsung segment—materials. DSA is a complementary patterning technology that makes use of block copolymer materials to enable fine pitches in chip designs. But today’s block copolymers based on poly (MMA... » read more

Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: SEH

Upping The Ante

Wafer Leaders Extend Basis for Global SOI Supply

DSA: High Stakes Game Of Alphabet Soup