The Future Of Memory


Experts at the Table: Semiconductor Engineering sat down to talk about the impact of off-chip memory on power and heat, and what can be done to optimize performance, with Frank Ferro, group director, product management at Cadence; Steven Woo, fellow and distinguished inventor at Rambus; Jongsin Yun, memory technologist at Siemens EDA; Randy White, memory solutions program manager at Keysight; a... » read more

AI-Driven Macro Placement Boosts PPA


In the era of EDA 4.0, artificial intelligence (AI) and machine learning (ML) are transforming what electronic design automation tools are capable of. For many of the challenges of physical IC design, AI can provide significant benefits to both the turnaround time and the quality of the design, as measured by performance, power, and area (PPA) metrics. One implementation step due for improve... » read more

Pressure Builds On Failure Analysis Labs


Failure analysis labs are becoming more fab-like, offering higher accuracy in locating failures and accelerating time-to-market of new devices. These labs historically have been used for deconstructing devices that failed during field use, known as return material authorizations (RMAs), but their role is expanding. They now are becoming instrumental in achieving first silicon and ramping yie... » read more

Plugging Gaps In The IC Supply Chain


Multiple touch points in manufacturing and packaging are exposing gaps in the data used to track different components, making it difficult to identify the source of issues that can affect yield and reliability, and opening the door to counterfeit or sub-standard parts. This involves more than just assigning a simple identifying code to a chip. At different points in a device's lifecycle, new... » read more

SRAM’s Role In Emerging Memories


Experts at the Table — Part 3: Semiconductor Engineering sat down to talk about AI, the latest issues in SRAM, and the potential impact of new types of memory, with Tony Chan Carusone, CTO at Alphawave Semi; Steve Roddy, chief marketing officer at Quadric; and Jongsin Yun, memory technologist at Siemens EDA. What follows are excerpts of that conversation. Part one of this conversation can be ... » read more

How Secure Are FPGAs?


The unique hybrid software/hardware nature of FPGAs makes them tempting targets for cyberattacks, while also enabling them to rebuff attacks and change the attack surface before significant damage can be done. But it's becoming increasingly challenging to address all the potential vulnerabilities. FPGAs are often included in larger systems, each with their own unique attack vectors as well a... » read more

Weaving A Digital Thread For Design And Manufacture Of Additive Electronics


Additive manufacturing has been around electronics since thick-film, screened hybrids came on the scene more than 30 years ago. And while those never quite went away, they never gained the prominence we all expected alongside the more traditional laminated, subtractive-etched PCBs. Today, emerging technologies are bringing a resurgence in additive manufacturing, also known as printed electro... » read more

Blog Review: Jan. 3


Siemens' Stephen Ferguson looks at the history of computer aided engineering through the lens of how humans interact with computers, with each development enabling a step change in engineering productivity, and the new era on the horizon. Cadence's Krunal Patel finds that the security of data transmission can be improved by integrating Ethernet with Internet Protocol Security (IPSec), which ... » read more

Top Tech Videos of 2023


In 2023, heterogeneous integration, RISC-V, and advanced node logic scaling and advanced packaging dominated the semiconductor industry. All of those topics spurred deep discussions at conferences, and they were the subject of Semiconductor Engineering's most popular videos. Of the videos published in 2023, here are the highlights from our five channels: Manufacturing, Packaging & Mater... » read more

Analog Design Complicates Voltage Droop


Experts at the Table: Semiconductor Engineering sat down to talk about voltage droop in analog and mixed-signal designs, and the need for multi-vendor tool interoperability and more precision, with Bill Mullen, distinguished engineer at Ansys; Rajat Chaudhry, product management group director at Cadence; Heidi Barnes, senior applications engineer at Keysight; Venkatesh Santhanagopalan, product ... » read more

← Older posts Newer posts →