Systems Bits: Feb. 27

By Ann Mutschler - 27 Feb, 2018 - Comments: 0

Prepare to prevent malicious AI use According to the University of Cambridge, 26 experts on the security implications of emerging technologies have jointly authored a ground-breaking report thereby sounding the alarm about the potential malicious use of artificial intelligence (AI) by rogue states, criminals, and terrorists. The report forecasts rapid growth in cyber-crime and the misuse of... » read more

ROI Not There Yet For SysML

By Ann Mutschler - 24 Sep, 2015 - Comments: 3

At some point down the road in the realm of system-level design, the Systems Modeling Language (SysML) dialect of the Unified Modeling Language (UML) standard may drive into semiconductor design. So far, however, a return on investment has not been established for its use. SysML is defined as a general-purpose visual modeling language for systems engineering applications, and it supports the... » read more

Everyone Is A Programmer

By Ed Sperling - 26 Jun, 2014 - Comments: 0

There was a time when so many people didn’t know how to program their VCRs that OEMs stopped adding clocks because it was embarrassing to have them constantly blinking “12:00.” We’ve come a long way since VCRs. And that means all of us. While engineers have always enjoyed tinkering with technology, what’s changed is that everyone tinkers with technology now. Everyone programs phone... » read more

Executive Insight: Grant Pierce

By Ed Sperling - 29 May, 2014 - Comments: 0

SE: What worries you most? Pierce: At the very top of my list is continuing to attract the talent into the company that we’ve managed to build up over time. Inside of Sonics, it’s a unique situation. We’re at the boundary between system-level architecture and chip-level micro-architecture for having what the system guys are looking for in the silicon. We need expertise in any IP that t... » read more

System Bits: Jan. 28

By Ann Mutschler - 28 Jan, 2014 - Comments: 0

Collaborative software for linking performance, cost Researchers from Georgia Tech have created a web-based tool that lets physically-separated participants collaborate on model-based systems engineering projects. Referred to as the Framework for Assessing Cost and Technology (FACT), the program utilizes open-source software components to allow users to visualize a system's potential expens... » read more

Cognitive Radio

By Ed Sperling - 14 Sep, 2009 - Comments: 0

[youtube vid=DYDZ64RtB_A] » read more

Next Steps In Verification IP

By Ann Mutschler - 19 Feb, 2009 - Comments: 0

By Ann Steffora Mutschler With the cost of failure at an astronomical high, the last thing chip designers want to worry about is the physical IP they will use to build their SoC. In addition to less willingness on the customer’s behalf to take risks, complexity and economics have driven the need for more off-the-shelf IP and a corresponding rise in interest in verification IP. Compoundi... » read more

The Trouble With Multicore Software

By Ed Sperling - 12 Feb, 2009 - Comments: 0

David Patterson, Professor of Computer Science at UC Berkeley, presented his views to the Naval Postgraduate School about the prospects for multicore programming success. This video was excerpted from his presentation. [youtube vid=EDHXIH8DlLY] » read more

Achieving Successful LTE Design and Test

By Cheryl Ajluni - 22 Jan, 2009 - Comments: 0

By Cheryl Ajluni In spite of all of its hype, WiMAX is not the only standard causing a stir these days or being called a “killer app.” Another technology that has achieved this illustrious title is Long Term Evolution (LTE), the Third Generation Partnership Project’s (3GPP’s) air interface for wireless access. Granted, WiMAX does have the advantage of a head start in development, test... » read more

New Pain Points In System-Level Design

By Ed Sperling - 22 Jan, 2009 - Comments: 0

By Ed Sperling One of the strange things about downturns is they force companies to re-examine what they do and question what kind of value they bring to the market. This is particularly true in the semiconductor world, where the average selling prices for chips has been sliding for the better part of two decades. In the case of the chip industry, which is heavily cyclical, that leaves lo... » read more

← Older posts

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?