Chip Industry Technical Paper Roundup: Sept. 3

By Linda Christensen - 03 Sep, 2024 - Comments: 0

New technical papers recently added to Semiconductor Engineering’s library: [table id=256 /] More ReadingTechnical Paper Library home » read more

Analysis of the Errors of High-Fidelity Two-Qubit Gates in Silicon Quantum Dots (UNSW et al.)

By Technical Paper Link - 28 Aug, 2024 - Comments: 0

A new technical paper titled "Assessment of the errors of high-fidelity two-qubit gates in silicon quantum dots" was published by researchers at UNSW, Diraq, Sandia National Laboratories, Keio University, Leibniz-Institut für Kristallzüchtung and others. Abstract "Achieving high-fidelity entangling operations between qubits consistently is essential for the performance of multi-qubit syst... » read more

Manufacturing Bits: Aug. 17

By Mark LaPedus - 17 Aug, 2021 - Comments: 0

Scaling qubits Australia is a hotbed of R&D activity, especially in the field of quantum computing. For example, the University of New South Wales (UNSW) in Australia has demonstrated a possible way to control millions of qubits in a silicon quantum chip. Researchers from UNSW Sydney have devised a new three-dimensional dielectric resonator, a technology that could deliver controlled... » read more

Silicon CMOS Architecture For A Spin-based Quantum Computer

By Technical Paper Link - 24 Jan, 2018 - Comments: 1

Source: UNSW Sydney Authors: M. Veldhorst (1,2), H.G.J. Eenink (2,3) , C.H. Yang (2), and A.S. Dzurak (2) 1 Qutech, TU Delft, The Netherlands 2 Centre for Quantum Computation and Communication Technology, School of Electrical Engineering and Telecommunications,UNSW, Sydney, Australia 3 NanoElectronics Group, MESA+ Institute for Nanotechnology,University of Twente, The Netherlands Te... » read more

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: UNSW

Chip Industry Technical Paper Roundup: Sept. 3

Analysis of the Errors of High-Fidelity Two-Qubit Gates in Silicon Quantum Dots (UNSW et al.)

Manufacturing Bits: Aug. 17

Silicon CMOS Architecture For A Spin-based Quantum Computer

Trending Articles

Shift Left Is The Tip Of The Iceberg

Hybrid Bonding Makes Strides Toward Manufacturability

Americas Chip Funding Energizes Industry

Advanced Packaging Driving New Collaboration Across Supply Chain

Chiplets Make Progress Using Interconnects As Glue

Knowledge Centers
Entities, people and technologies explored

Related Articles

Shift Left Is The Tip Of The Iceberg

Partitioning In The Chiplet Era

3.5D: The Great Compromise

AI’s Role In Chip Design Widens, Drawing In New Startups

Key Technologies To Extend EUV To 14 Angstroms

Memory Fundamentals For Engineers

What Comes After HBM For Chiplets

Why Small Fab And Assembly Houses Are Thriving

Sponsors

Recent Comments

About

Navigation

Connect With Us

tag: UNSW

Chip Industry Technical Paper Roundup: Sept. 3

Analysis of the Errors of High-Fidelity Two-Qubit Gates in Silicon Quantum Dots (UNSW et al.)

Manufacturing Bits: Aug. 17

Silicon CMOS Architecture For A Spin-based Quantum Computer

Trending Articles

Shift Left Is The Tip Of The Iceberg

Hybrid Bonding Makes Strides Toward Manufacturability

Americas Chip Funding Energizes Industry

Advanced Packaging Driving New Collaboration Across Supply Chain

Chiplets Make Progress Using Interconnects As Glue

Knowledge Centers Entities, people and technologies explored

Related Articles

Shift Left Is The Tip Of The Iceberg

Partitioning In The Chiplet Era

3.5D: The Great Compromise

AI’s Role In Chip Design Widens, Drawing In New Startups

Key Technologies To Extend EUV To 14 Angstroms

Memory Fundamentals For Engineers

What Comes After HBM For Chiplets

Why Small Fab And Assembly Houses Are Thriving

Sponsors

Newsletter Signup

Popular Tags

Recent Comments

About

Navigation

Connect With Us

Knowledge Centers
Entities, people and technologies explored