Increasing design size and functionality results in too many test vectors and takes far too much simulation time. Assertions can help.
In today’s complex system on chip (SoC) designs, verification has become a real challenge. Register transfer level (RTL) and gate-level simulations are effectively used for verifying the functional correctness of any design. However, as designs are growing in size as well as functionality, more and more test vectors need to be created and run to get reasonable test coverage. In addition to the time and effort needed to create these test vectors, the simulation time increases substantially. Moreover, for some cases, it is not very easy to create test vectors, which renders the traditional method of simulation not very effective. This is where formal verification pitches in to help.
This paper describes formal verification concepts and the differences between formal and simulation techniques, especially in the context of assertion-based verification. The assertion-based verification flow and some of the formal verification algorithms are also discussed in detail. Last but not the least, a few applications of formal technology in the context of ASIC designs are also listed. To download this white paper, click here.
Rising costs and gaps in equipment emerge as technology scales; new tools under development.
Experts at the Table, part 1: Shrinking features isn’t enough anymore. The big challenge now is how to achieve economies of scale and minimize complex integration issues.
Explosion of data is forcing significant changes in where processing is done.
2019 will be a year of change for the semiconductor industry as new fields drive technological advancements.
This new communications standard could transform architectural decisions across the industry, but not right away and not necessarily in obvious ways.
What hoops will designers have to jump through to avoid concurrency bugs?
Why managing power is becoming more difficult, more critical, and much more expensive.
Analog circuitry stopped following Moore’s Law a long time ago, but that hasn’t always helped.
Is it possible to reduce the power consumed by memory by 50%? Yes, but it requires work in the memory and at the architecture level.
Can mixed-signal architectures boost artificial intelligence performance using less power?
When going to a smaller node is no longer an option, how do you get better power performance? Several techniques are possible.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply