Increasing design size and functionality results in too many test vectors and takes far too much simulation time. Assertions can help.
In today’s complex system on chip (SoC) designs, verification has become a real challenge. Register transfer level (RTL) and gate-level simulations are effectively used for verifying the functional correctness of any design. However, as designs are growing in size as well as functionality, more and more test vectors need to be created and run to get reasonable test coverage. In addition to the time and effort needed to create these test vectors, the simulation time increases substantially. Moreover, for some cases, it is not very easy to create test vectors, which renders the traditional method of simulation not very effective. This is where formal verification pitches in to help.
This paper describes formal verification concepts and the differences between formal and simulation techniques, especially in the context of assertion-based verification. The assertion-based verification flow and some of the formal verification algorithms are also discussed in detail. Last but not the least, a few applications of formal technology in the context of ASIC designs are also listed. To download this white paper, click here.
30 facilities planned, including 10/7nm processes, but trade war and economic factors could slow progress.
Applied Materials’ VP looks at what’s next for semiconductor manufacturing and the impact of variation, new materials and different architectures.
Researchers digging into ways around the von Neumann bottleneck.
iPhone X elevates niche optical technology to hot growth market. Now the question is what else it is good for?
Optimizing complex chips requires decisions about overall system architecture, and memory is a key variable.
Semiconductor devices face many hazards before and after manufacturing that can cause them to fail prematurely.
2019 will be a year of change for the semiconductor industry as new fields drive technological advancements.
Stacking die is garnering more attention, but design flows aren’t fully ready to support it.
What hoops will designers have to jump through to avoid concurrency bugs?
Maximum flexibility is no longer the reliable path to product success. While flexibility must be there for a purpose, it also can be a liability.
Why managing power is becoming more difficult, more critical, and much more expensive.
This new communications standard could transform architectural decisions across the industry, but not right away and not necessarily in obvious ways.
Accuracy is a relative term that complicates design and verification. Machine learning makes the industry face some of those realities head on.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply