Understanding UVM coverage for RISC-V processor designs.
Attempting to achieve complete RISC-V verification requires multiple methodologies, one of which is coverage driven simulation based on UVM constrained random methods and complaint with the Universal Verification Methodology (UVM) standard.
This whitepaper explains the basics of UVM functional coverage for RISC-V cores using the Google RISCV-DV open-source project, Synopsys verification solutions, and RISC-V processor cores from Bluespec.
Click here to read more.
 |
 |
 |
 |
 |
 |
 |
 |
 |  |
Leave a Reply