Transparent program status, data-mining and progressive access to details that can impact schedules.
Accurately monitoring progress on complex integrated circuit (IC) designs has become more difficult as the designs have increased in complexity, leading to surprises from backwards-looking reporting and management processes that do not forewarn coming crises. The Cadence Metric-Driven Verification Methodology provides a more uniform and standardized method of reporting progress towards closure in meeting specification requirements. Driven by the vManager Metric-Driven Signoff Platform, the solution provides transparent program status, data-mining capabilities, and progressive access to the details of issues that have potential schedule impact, by providing program managers and oversight officers the information to achieve the desired goal of first-pass success.
To read more, click here.
Foundry forms ASIC subsidiary as it focuses on 14nm/12nm and above.
Growing volume of data and limited improvements in performance create new opportunities for approaches that never got off the ground.
Why auto tech companies are so concerned about interactions with humans.
Company’s push into deep learning opens door to a variety of new architectures, including tiles, advanced packaging and more customized solutions.
Old solutions don’t necessarily work anymore, particularly at advanced nodes and ultra-low voltage.
Using the Von Neumann architecture for artificial intelligence applications is inefficient. What will replace it?
Assessing the reliability of a device requires adding more physical factors into the analysis, many of which are interconnected in complex ways.
Continued integration is no longer the natural way forward for semiconductors. What needs to happen to make it easier?
Improvements in power, performance and area are much more difficult to achieve, but solutions are coming into focus.
Shift to cloud model has kept power consumption in check, but that benefit may have run its course.
Edge compute covers a wide range of applications. Understanding bandwidth and capacity needs is critical.
In-chip monitoring techniques are growing for automotive, industrial, and data center applications.
Old solutions don’t necessarily work anymore, particularly at advanced nodes and ultra-low voltage.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply