Background on the concepts behind the standard and a functional safety verification solution to satisfy ISO 26262 in semiconductor design.
In recent years, autonomous driving vehicles have become one of the hottest topics in the automotive world. Everyday consumers and electronics professionals are both fascinated by the promise and the risks of autonomous vehicles. Existing automotive semiconductor companies as well as new entrants are making significant investments in this area developing new high performance, feature rich and power optimized system-on-chip (SoC) designs. Some of these development teams may be unfamiliar with the unique requirements of the automotive market, specifically compliance to the ISO 26262 standard for functional safety. This white paper provides background on this standard, including the concepts underlying it, and outlines a functional safety verification solution to the challenges of satisfying ISO 26262 in the development of semiconductor devices.
Click here to read more.
100% inspection, more data, and traceability will reduce assembly defects plaguing automotive customer returns.
Engineers are finding ways to effectively thermally dissipate heat from complex modules.
Increased transistor density and utilization are creating memory performance issues.
FPGAs, CPUs, and equipment receive funding in China; 98 startups raise over $2 billion.
Heterogeneous designs and AI/ML processing expose the limitations of existing methodologies and tools.
Suppliers are investing new 300mm capacity, but it’s probably not enough. And despite burgeoning 200mm demand, only Okmetic and new players in China are adding capacity.
100% inspection, more data, and traceability will reduce assembly defects plaguing automotive customer returns.
From low resistance vias to buried power rails, it takes multiple strategies to usher in 2nm chips.
Some of the less common considerations for assessing the suitability of a system for high-performance workloads.
Manufacturing 3D structures will require atomic-level control of what’s removed and what stays on a wafer.
Different interconnect standards and packaging options being readied for mass chiplet adoption.
Engineers are finding ways to effectively thermally dissipate heat from complex modules.
Increased transistor density and utilization are creating memory performance issues.
Leave a Reply