How to speed up testing, particularly for large designs with complex DFT structures.
Reducing the time spent on silicon bring-up is critical in getting ICs into the hands of customers and staying competitive. Typically, the silicon bring-up process involves converting the test patterns to a tester-specific format and generating a test program that is executed by Automatic Test Equipment (ATE). This standard silicon bring-up flow is becoming too slow and expensive, especially for very large designs with complex DFT structures.
To read more, click here.
 |
 |
 |
 |
 |
 |
 |
 |
 |  |
Leave a Reply