How to deal with a variety of issues that can cause premature aging in circuits.
Advanced, short-geometry CMOS processes are subject to aging that causes major reliability issues that degrade the performance of integrated circuits (ICs) over time. Degradation effects causing aging are hot carrier injection (HCI) and negative bias temperature instability (NBTI), in addition to positive bias temperature instability (PBTI) and time-dependent dielectric breakdown (TDDB). Below 90 nm, consideration of these effects is becoming mandatory for design flows targeting quality and reliability. This paper describes the state-of-the-art simulation flow that can help designers address these issues and to create more reliable designs.
These particular reliability effects modify the fundamental behavior of the transistors, such as threshold voltage (Vth) and the mobility factor [1]. No applications that make full use of the process performance are truly safe. These changes will affect timing delays, drive currents, leakage, linearity, and every possible specification that may appear in IC design, be it for automotive, biomedical, military-aerospace, wireless communications, or video. Basically, all industry sectors are potentially affected.
To read more, click here.
AMD CTO Mark Papermaster talks about why heterogeneous architectures will be needed to achieve improvements in PPA.
Companies are speeding ahead to identify the most production-worthy processes for 3D chip stacking.
New capacity planned for 2024, but production will depend on equipment availability.
Number of options is growing, but so is the list of tradeoffs.
Where neural networks are being deployed in semiconductor manufacturing and how well they’re performing.
Increased transistor density and utilization are creating memory performance issues.
Suppliers are investing new 300mm capacity, but it’s probably not enough. And despite burgeoning 200mm demand, only Okmetic and new players in China are adding capacity.
The industry reached an inflection point where analog is getting a fresh look, but digital will not cede ground readily.
100% inspection, more data, and traceability will reduce assembly defects plaguing automotive customer returns.
Engineers are finding ways to effectively thermally dissipate heat from complex modules.
Some of the less common considerations for assessing the suitability of a system for high-performance workloads.
Different interconnect standards and packaging options being readied for mass chiplet adoption.
Disaggregation and the wind-down of Moore’s Law have changed everything.
Leave a Reply