A technical paper titled “PEak: A Single Source of Truth for Hardware Design and Verification” was published by researchers at Stanford University.
“Domain-specific languages for hardware can significantly enhance designer productivity, but sometimes at the cost of ease of verification. On the other hand, ISA specification languages are too static to be used during early stage design space exploration. We present PEak, an open-source hardware design and specification language, which aims to improve both design productivity and verification capability. PEak does this by providing a single source of truth for functional models, formal specifications, and RTL. PEak has been used in several academic projects, and PEak-generated RTL has been included in three fabricated hardware accelerators. In these projects, the formal capabilities of PEak were crucial for enabling both novel design space exploration techniques and automated compiler synthesis.”
Find the technical paper here. Published August 2023 (preprint).
Caleb Donovick, Ross Daly, Jackson Melchert†, Lenny Truong, Priyanka Raina, Pat Hanrahan, and Clark Barrett. “PEak: A Single Source of Truth for Hardware Design and Verification.” (2023)
https://doi.org/10.48550/arXiv.2308.13106
Related Reading
RTL (Register Transfer Level) Knowledge Center
Design And Verification Methodologies Breaking Down
As chips become more complex, existing tools and methodologies are stretched to the breaking point.
Leave a Reply