Billion-Gate Chips

A look at the issues facing designers at 28nm, 22nm, and in 3D stacking.


Low-Power Engineering examines hurdles ranging from power to cost in billion-gate IC designs with Arteris; Jack Browne, senior vice president of sales and marketing at Sonics; Kalar Rajendiran, senior director of marketing at eSilicon; Mark Throndson, director of product marketing at MIPS; and Mark Baker, senior director of business development at Magma.

Leave a Reply

(Note: This name will be displayed publicly)