Tackling EMIR during the physical implementation stage.
In today’s IC designs, effective power management through layout optimization is crucial for achieving PPA targets. This paper, written by Jeff Wilson, describes how the Calibre DesignEnhancer platform, is used to specifically tackle the EMIR components of power management. DesignEnhancer offers P&R and custom/analog design teams a fast, integrated environment for implementing Calibre-clean design modifications to reduce IR drop and EM, during physical implementation stage. DesignEnhancer is one of a growing suite of Shift left tools in the Calibre nmPlatform, moving physical verification and layout optimization earlier in the design process, ensuring Calibre signoff-quality results.
To read more, click here.
 |
 |
 |
 |
 |
 |
 |
 |
 |  |
Leave a Reply