Breaking down the challenges of reliability and functional safety into manageable pieces.
Automotive applications place demanding requirements on IP designers and SoC integrators to meet all mandated reliability and functional safety requirements. A good understanding of such requirements and how to efficiently implement them in the SoC enables integrators to break down the challenges into manageable pieces while leveraging the characteristics (and qualification) of the integrated IP to achieve automotive qualification and accelerate time-to-market in the context of analog sensor interfaces. Alternative ways of achieving functional safety goals while using functional blocks such as data converters, where implementation of internal safety features may be impossible or undesirable, help achieve system-level functional safety goals.
This white paper describes efficient and optimized procedures to meet automotive requirements by judicious partitioning of the functional safety requirements between the IP, such as data converters, and the SoC functional blocks that include the IP. The paper also describes the required set of reliability and safety features and tests that the IP must meet.
To read more, click here.
New architectures, packaging approaches gain ground as costs increase, but shrinking features continues to play a role.
Four industry experts talk about what’s changing, how quickly, and where the limits are with AI.
Work begins on building a quantum computing ecosystem.
Progress on 3D-ICs, using HBM with fan-outs, and other new approaches.
Semiconductor devices face many hazards before and after manufacturing that can cause them to fail prematurely.
Interest in the open-source ISA marks a significant shift among chipmakers, but it will require continued industry support to be successful.
Chips will cost more to design and manufacture even without pushing to the latest node, but that’s not the whole story.
This will go down as a good year for the semiconductor industry, where new markets and innovation were both necessary and rewarded.
Slowdown due to impact on timing, and dependencies between power, thermal and timing that may not be caught by signoff tools.
Experts at the Table, Part 1: Impact on the supply chain, who’s using advanced packaging, and the cost of packaging versus device scaling.
Access to source code makes it attractive for custom applications, but gaps remain in the tool flow and in software.
Technology adds more granularity, but starting point for design shifts as architectures cope with greater volumes of data.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply