Breaking down the challenges of reliability and functional safety into manageable pieces.
Automotive applications place demanding requirements on IP designers and SoC integrators to meet all mandated reliability and functional safety requirements. A good understanding of such requirements and how to efficiently implement them in the SoC enables integrators to break down the challenges into manageable pieces while leveraging the characteristics (and qualification) of the integrated IP to achieve automotive qualification and accelerate time-to-market in the context of analog sensor interfaces. Alternative ways of achieving functional safety goals while using functional blocks such as data converters, where implementation of internal safety features may be impossible or undesirable, help achieve system-level functional safety goals.
This white paper describes efficient and optimized procedures to meet automotive requirements by judicious partitioning of the functional safety requirements between the IP, such as data converters, and the SoC functional blocks that include the IP. The paper also describes the required set of reliability and safety features and tests that the IP must meet.
To read more, click here.
New market opportunities and global competitiveness are limited by qualified people.
Better algorithms and more data could bolster adoption, particularly at advanced nodes.
Showing that a processor core adheres to a specification becomes more difficult when the specification is extensible.
Smaller features and AI are creating system-level issues, but traditional ways of solving these problems don’t always work.
Improvement still needed for uptime, defectivity, line edge roughness and process flows.
This will go down as a good year for the semiconductor industry, where new markets and innovation were both necessary and rewarded.
Researchers digging into ways around the von Neumann bottleneck.
Experts at the Table, Part 1: Impact on the supply chain, who’s using advanced packaging, and the cost of packaging versus device scaling.
Companies battle it out to get artificial intelligence to the edge using various chip architectures as their weapons of choice.
30 facilities planned, including 10/7nm processes, but trade war and economic factors could slow progress.
New market opportunities and global competitiveness are limited by qualified people.
New architectures, packaging approaches gain ground as costs increase, but shrinking features continues to play a role.
Four industry experts talk about what’s changing, how quickly, and where the limits are with AI.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply