Breaking down the challenges of reliability and functional safety into manageable pieces.
Automotive applications place demanding requirements on IP designers and SoC integrators to meet all mandated reliability and functional safety requirements. A good understanding of such requirements and how to efficiently implement them in the SoC enables integrators to break down the challenges into manageable pieces while leveraging the characteristics (and qualification) of the integrated IP to achieve automotive qualification and accelerate time-to-market in the context of analog sensor interfaces. Alternative ways of achieving functional safety goals while using functional blocks such as data converters, where implementation of internal safety features may be impossible or undesirable, help achieve system-level functional safety goals.
This white paper describes efficient and optimized procedures to meet automotive requirements by judicious partitioning of the functional safety requirements between the IP, such as data converters, and the SoC functional blocks that include the IP. The paper also describes the required set of reliability and safety features and tests that the IP must meet.
To read more, click here.
Interest in the open-source ISA marks a significant shift among chipmakers, but it will require continued industry support to be successful.
Chips will cost more to design and manufacture even without pushing to the latest node, but that’s not the whole story.
Technology adds more granularity, but starting point for design shifts as architectures cope with greater volumes of data.
GlobalFoundries’ decision to put 7nm on hold is raising concerns across the mil/aero industry.
Different perspectives and needs create friction as more advanced electronics are added into vehicles.
AI-enabled systems are being designed to process more data locally as device scaling benefits decline.
Interest in the open-source ISA marks a significant shift among chipmakers, but it will require continued industry support to be successful.
Foundry forms ASIC subsidiary as it focuses on 14nm/12nm and above.
Market overcrowding, more efficient manufacturing, and growing list of scaling issues create a challenging competitive landscape.
Chips will cost more to design and manufacture even without pushing to the latest node, but that’s not the whole story.
Using the Von Neumann architecture for artificial intelligence applications is inefficient. What will replace it?
At least 5 technologies are in the running, with 3D XPoint leading the pack.
Slowdown due to impact on timing, and dependencies between power, thermal and timing that may not be caught by signoff tools.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply