Systematically analyze the SOTs from the BixTe1-x-based magnetic heterostructures.
Abstract:
“The spin–orbit torques (SOTs) generated from topological insulators (TIs) have gained increasing attention in recent years. These TIs, which are typically formed by epitaxially grown chalcogenides, possess extremely high SOT efficiencies and have great potential to be employed in next-generation spintronics devices. However, epitaxy of these chalcogenides is required to ensure the existence of the topologically protected surface state (TSS), which limits the feasibility of using these materials in industry. In this work, we show that nonepitaxial BixTe1–x/ferromagnet heterostructures prepared by conventional magnetron sputtering possess giant SOT efficiencies even without TSS. Through harmonic voltage measurement and hysteresis loop shift measurement, we find that the damping-like SOT efficiencies originated from the bulk spin–orbit interactions of such nonepitaxial heterostructures can reach values greater than 100% at room temperature. We further demonstrate current-induced SOT switching in these BixTe1–x-based heterostructures with thermally stable ferromagnetic layers, which indicates that such nonepitaxial chalcogenide materials can be potential efficient SOT sources in future SOT magnetic memory devices.”
Find the technical paper here. Published 2020.
Tian-Yue Chen, Cheng-Wei Peng, Tsung-Yu Tsai, Wei-Bang Liao, Chun-Te Wu, Hung-Wei Yen, Chi-Feng Pai
Is there room for an even smaller version of a RISC-V processor that could replace 8-bit microcontrollers?
How much do we pay for a system to be programmable? It depends upon who you ask.
Concerns about security and supply chain availability prompt new push.
Some 300mm tools are converted to 200mm; equipment prices and chip manufacturing costs are rising.
Short-term IC supply-chain problems and long-term architectural and business changes top the list of what’s ahead.
Some segments are normalizing, others may be impacted through 2022.
Imec’s SVP drills down into GAA FETs, interconnects, chiplets, and 3D packaging.
Threats are growing and widening, but what is considered sufficient can vary greatly by application or by user. Even then, it may not be enough.
Massive expansion campaign targets wide variety of chips, but export controls limit growth at leading edge.
Sharing resources can significantly improve utilization and lower costs, but it’s not a simple shift.
Abstraction is the key to custom processor design and verification, but defining the right language and tool flow is a work in progress.
Is there room for an even smaller version of a RISC-V processor that could replace 8-bit microcontrollers?
Higher density of interconnects will enable faster movement of data, but there’s more than one way to achieve that.
Leave a Reply