The past, present and future of one of the fundamental processes used to make all kinds of semiconductor devices.
By Richard Lewington
Epitaxy is one of the fundamental processes used to make all kinds of semiconductor devices: LEDs, power electronics and, of course, microchips.
The term epitaxy means, roughly speaking, “adding order” and that’s exactly what it does. Hot gases react on a surface to “grow” a layer that precisely matches the underlying crystal structure.
Epitaxy was first used in chipmaking to grow ultrapure silicon films—the starting point for making high-performance CMOS transistors. Today, we use epitaxy for a whole lot more.
In this video, three of Applied’s researchers, David Carlson, Yihwan Kim and Errol Sanchez, delve into the past, present and future of epitaxy technology.
Incidentally, epitaxy is the process that started it all for Applied Materials. David relates a good story about that a couple of minutes in.
—Richard Lewington is a writer in Applied Materials’ technical communications group.
Suppliers are investing new 300mm capacity, but it’s probably not enough. And despite burgeoning 200mm demand, only Okmetic and new players in China are adding capacity.
Continued expansion in new and existing markets points to massive and sustained growth.
Experts at the Table: Designing for context, and geopolitical impacts on a global supply chain.
Funding rolls in for photonics and batteries; 88 startups raise $1.3B.
Why UCIe is so important for heterogeneous integration.
Interest in this particular ISA is expanding, but the growth of other open-source hardware is less certain.
Nanosheets are likeliest option throughout this decade, with CFETs and other exotic structures possible after that.
Hybrid bonding opens up whole new level of performance in packaging, but it’s not the only improvement.
Suppliers are investing new 300mm capacity, but it’s probably not enough. And despite burgeoning 200mm demand, only Okmetic and new players in China are adding capacity.
Why this is becoming a bigger issue, and what can be done to mitigate the effects.
From low resistance vias to buried power rails, it takes multiple strategies to usher in 2nm chips.
Manufacturing 3D structures will require atomic-level control of what’s removed and what stays on a wafer.
Disaggregation and the wind-down of Moore’s Law have changed everything.
Please suggest a simulation software for doing simulation and modeling for Liquid Phase Epitaxy (LPE)