A new technical paper titled “Design Optimization by Virtual Prototyping Using Numerical Simulation to Ensure Thermomechanical Reliability in the Assembly and Interconnection of Electronic Assemblies” was published by Fraunhofer ENAS.
Abstract
“A methodology is presented that allows the evaluation of the thermomechanical reliability of electronic packages using “virtual prototyping.” Here, a virtual flip chip ball grid array (FC-BGA) is examined in comparison to a reference chip scale package (CSP). The comparison is performed using finite element simulation. A combined measurement-simulation technique is used to calibrate the finite element simulations on a reference object. The adjustment is based on the in-plane deformation field obtained by both simulation and optical measurement. For the latter, an optical sensor is used for in-plane deformation and strain field analysis based on the gray-scale correlation method. The findings obtained can be extrapolated to alternative package types with different but similar design to evaluate their suitability for the desired application before physical fabrication.”
Find the technical paper here. Published March 2023.
Döring, R., Dudek, R., Rzepka, S., Scheiter, L., Noack, E., and Seiler, B. (December 23, 2022). “Design Optimization by Virtual Prototyping Using Numerical Simulation to Ensure Thermomechanical Reliability in the Assembly and Interconnection of Electronic Assemblies.” ASME. J. Electron. Packag. March 2023; 145(1): 011107. https://doi.org/10.1115/1.4056445.
The industry is gaining ground in understanding how aging affects reliability, but more variables make it harder to fix.
Key pivot and innovation points in semiconductor manufacturing.
Tools become more specific for Si/SiGe stacks, 3D NAND, and bonded wafer pairs.
Thinner photoresist layers, line roughness, and stochastic defects add new problems for the angstrom generation of chips.
Commercial chiplet marketplaces are still on the distant horizon, but companies are getting an early start with more limited partnerships.
Less precision equals lower power, but standards are required to make this work.
Open-source processor cores are beginning to show up in heterogeneous SoCs and packages.
New applications require a deep understanding of the tradeoffs for different types of DRAM.
Open source by itself doesn’t guarantee security. It still comes down to the fundamentals of design.
How customization, complexity, and geopolitical tensions are upending the global status quo.
127 startups raise $2.6B; data center connectivity, quantum computing, and batteries draw big funding.
The industry is gaining ground in understanding how aging affects reliability, but more variables make it harder to fix.
Ensuring that your product contains the best RISC-V processor core is not an easy decision, and current tools are not up to the task.
Leave a Reply