Reset design challenges and effective verification techniques using static technology.
It is difficult to imagine an aspect of semiconductor development more fundamental than reset. The ability to initialize the entire hardware design and clean all software running through a system-on-chip (SoC) is essential. Stating with a known state avoids propagation of signals with unknown values. Despite the best efforts at verification, lingering corner case bugs may put a system into a state where reset is the only solution to flush unknown values. Transient faults such as particle hits, cross talk and environmental effects can also create a situation where reset is required. Low-power design techniques that rely on turning parts of the design on and off require the ability to reset. For these reasons and more, the number of reset domains in SoCs has been growing and will continue to increase.
Click here to read more.
New interconnects and processes will be required to reach the next process nodes.
Servers today feature one or two x86 chips, or maybe an Arm processor. In 5 or 10 years they will feature many more.
After failing in the fab race, the country has started focusing on less capital-intensive segments.
Rowhammer attack on memory could create significant issues for systems; possible solution emerges.
Aging, adaptation, and new processes and technology require big changes on every level.
The backbone of computing architecture for 75 years is being supplanted by more efficient, less general compute architectures.
Servers today feature one or two x86 chips, or maybe an Arm processor. In 5 or 10 years they will feature many more.
Chips are hitting technical and economic obstacles, but that is barely slowing the rate of advancement in design size and complexity.
Predicting the power or energy required to run an AI/ML algorithm is a complex task that requires accurate power models, none of which exist today.
Tradeoffs in AI/ML designs can affect everything from aging to reliability, but not always in predictable ways.
As implementations evolve to stay relevant, a new technology threatens to overtake SerDes.
What’s required to optimize your design for energy? The simple answer is a new EDA flow that goes from conception to implementation.
More data, more processors, and reduced scaling benefits force chipmakers to innovate.
Necessary cookies are absolutely essential for the website to function properly. This category only includes cookies that ensures basic functionalities and security features of the website. These cookies do not store any personal information.
Any cookies that may not be particularly necessary for the website to function and is used specifically to collect user personal data via analytics, ads, other embedded contents are termed as non-necessary cookies. It is mandatory to procure user consent prior to running these cookies on your website.
Leave a Reply