Home
TECHNICAL PAPERS

Formally Modeling and Verifying CXL Cache Coherence (Imperial College London)

popularity

A new technical paper titled “Formalising CXL Cache Coherence” was published by researchers at Imperial College London.

Abstract
“We report our experience formally modelling and verifying CXL.cache, the inter-device cache coherence protocol of the Compute Express Link standard. We have used the Isabelle proof assistant to create a formal model for CXL.cache based on the prose English specification. This led to us identifying and proposing fixes to several problems we identified as unclear, ambiguous or inaccurate, some of which could lead to incoherence if left unfixed. Nearly all our issues and proposed fixes have been confirmed and tentatively accepted by the CXL consortium for adoption, save for one which is still under discussion. To validate the faithfulness of our model we performed scenario verification of essential restrictions such as “Snoop-pushes-GO”, and produced a fully mechanised proof of a coherence property of the model. The considerable size of this proof, comprising tens of thousands of lemmas, prompted us to develop new proof automation tools, which we have made available for other Isabelle users working with similarly cumbersome proofs.”

Find the technical paper here. October 2024.

Tan, Chengsong, Alastair F. Donaldson and John Wickerson. “Formalising CXL Cache Coherence.” (2024). arXiv:2410.15908v1.



Leave a Reply


(Note: This name will be displayed publicly)