Researchers investigated the corrosion phenomena of wire copper wire bonding, especially wedge bonds.
Abstract
“Copper wire bonding has got attracted attention over gold wire bonding due to its lower cost. However, despite many unique aspects and properties of copper wire bonding, corrosion of copper wire bonding has become a point of interest as it leads to the failure of semiconductor packages. Current and future trends and development in miniaturization and multifunction of the semiconductor packages show semiconductor manufacturers to establish good wire bonding with high reliability. However, this trend becomes a significant challenge in respect of corrosion occurrence. Several studies on the corrosion of copper wire bonding; however, there is no considerable study in the integrated factors leading to corrosion. Therefore, this paper focuses on investigating the corrosion phenomena of wire copper wire bonding, especially wedge bonds. This paper use a combination of the problem-solving approach for a complex problem. The analysis suggested that the weightage of factors, depending on process parameters and process steps, play a particular role in facilitating or preventing corrosion on the copper wire bonding. Therefore, it is essential to consider these factors when designing assembly process steps and parameters to control corrosion in semiconductor packages.”
Find the open access technical paper here. Published 2022.
Citation K. A. Hamid et al 2022 J. Phys.: Conf. Ser. 2169 012016
Visit Semiconductor Engineering’s Technical Paper library here and discover many more chip industry academic papers.
Disaggregation and the wind-down of Moore’s Law have changed everything.
Different interconnect standards and packaging options being readied for mass chiplet adoption.
Continued expansion in new and existing markets points to massive and sustained growth.
Aging equipment and rising demand are pushing up prices and slowing production.
Experts at the Table: Designing for context, and geopolitical impacts on a global supply chain.
Interest in this particular ISA is expanding, but the growth of other open-source hardware is less certain.
Nanosheets are likeliest option throughout this decade, with CFETs and other exotic structures possible after that.
Hybrid bonding opens up whole new level of performance in packaging, but it’s not the only improvement.
Why this is becoming a bigger issue, and what can be done to mitigate the effects.
Some 300mm tools are converted to 200mm; equipment prices and chip manufacturing costs are rising.
From low resistance vias to buried power rails, it takes multiple strategies to usher in 2nm chips.
Manufacturing 3D structures will require atomic-level control of what’s removed and what stays on a wafer.
Disaggregation and the wind-down of Moore’s Law have changed everything.
Leave a Reply