Meeting the challenges of high-level verification in today’s SoC
The adoption of advanced verification languages and methodologies requires evolution of project management techniques in addition to the change in engineering practices. Managers must be able to assess and manage key project elements such as team expertise, verification methodology, verification IP (VIP) selection and environment setup to successfully deploy high-level verification environments. These factors take on increased significance for teams that are new to constrained random verification techniques and advanced languages such as SystemVerilog.
This white paper, from Synopsys Professional Services, explains key factors that affect verification productivity and provides recommendations for optimal deployment. In addition, common bottlenecks that impede the successful migration to advanced verification methodologies are identified with suggestions for how to resolve them.
New architectures, different markets and more variables make it increasingly difficult to design and verify low-power chips.
Sixteen startups attracted funding rounds of nine figures in November.
How good are standard FPGAs for AI purposes, and how different will dedicated FPGA-based devices be from them?
More nodes and alternative memories are in the works, but schedules remain murky.
Next-gen litho is important for scaling, but it’s also expensive and potentially risky.
Why Intel, AMD, Arm, and IBM are focusing on architectures, microarchitectures, and functional changes.
Moving large amounts of data around a system is no longer the path to success. It is too slow and consumes too much power. It is time to flip the equation.
How good are standard FPGAs for AI purposes, and how different will dedicated FPGA-based devices be from them?
Can a software engineer create hardware? It may be possible, but not in the way that existing high-level synthesis tools do it.
CEO Tony Hemmelgarn talks about autonomous cars, 5G, EDA integration and the Siemens acquisition of Mentor.
Experts at the Table: What are the limitations today that are preventing 3D-ICs from becoming mainstream, and which companies pushing to make it happen?
Reporter’s Notebook: A personal quest to bridge the gap between art and the digital world.
Who makes money with an open-source ISA, the current state of the RISC-V ecosystem, and what differentiates one vendor from the next.
Leave a Reply