Design, fabrication, and characterization of metasurface-enhanced photodetectors and photodiodes using colloidal quantum dots.
Abstract:
“Efficient photodetectors that can be easily engineered for a specific spectral window are of high interest. Here, we report on the design, fabrication, and characterization of metasurface-enhanced photodetectors and photodiodes using colloidal quantum dots. We fabricate photoconductors optimized for the wavelength range around 1550 nm featuring responsivities of up to 8000 A/W with low noise equivalent powers on the order of tens of . Further, we produce photodiodes with responsivities of ∼5 mA/W that offer faster responses (14 μs rise time). The high responsivities are due to the metasurface, which increases the absorption by a factor of 10 compared to that of a quantum dot thin film of the same thickness and a structure that enables a photo-gain. We introduce a metasurface to detect either of the two orthogonal polarizations. The fabricated photoconductors operate at low voltages (1–5 V), making them compatible with the complementary metal-oxide-semiconductor (CMOS) read-out circuitry.”
Find the technical paper here.
Publication Date:January 24, 2022
https://doi.org/10.1021/acsphotonics.1c01204
Disaggregation and the wind-down of Moore’s Law have changed everything.
Different interconnect standards and packaging options being readied for mass chiplet adoption.
Suppliers are investing new 300mm capacity, but it’s probably not enough. And despite burgeoning 200mm demand, only Okmetic and new players in China are adding capacity.
Continued expansion in new and existing markets points to massive and sustained growth.
Aging equipment and rising demand are pushing up prices and slowing production.
Interest in this particular ISA is expanding, but the growth of other open-source hardware is less certain.
Nanosheets are likeliest option throughout this decade, with CFETs and other exotic structures possible after that.
Hybrid bonding opens up whole new level of performance in packaging, but it’s not the only improvement.
Why this is becoming a bigger issue, and what can be done to mitigate the effects.
Some 300mm tools are converted to 200mm; equipment prices and chip manufacturing costs are rising.
From low resistance vias to buried power rails, it takes multiple strategies to usher in 2nm chips.
Manufacturing 3D structures will require atomic-level control of what’s removed and what stays on a wafer.
Disaggregation and the wind-down of Moore’s Law have changed everything.
Leave a Reply