Brush up on your SoC design data management.
ClioSoft wrote the chapter on SoC design data management in Cadence’s “Mixed-Signal Methodology Guide.” Register to receive an electronic copy of this chapter.
Introduction
Software teams have long used version control and data management systems and they have become an integral part of a software development environment. Practically, no significant software project is started without a software data management system and methodology in place. There are a variety of solutions, typically referred to as Software Configuration Management (SCM) systems, to choose from – commercial systems such as Clearcase or Perforce and public domain mainstays such as CVS and Subversion.
Hardware design teams have come late to the design data management table often referred to as Design Management or Data Management (DM). There are many reasons for this:
• Hardware teams have historically been smaller than software teams
• Hardware projects are typically partitioned into blocks. There is less overlap in responsibilities and therefore less likelihood of contention for the same data files
Continue reading here.
New market opportunities and global competitiveness are limited by qualified people.
Better algorithms and more data could bolster adoption, particularly at advanced nodes.
Showing that a processor core adheres to a specification becomes more difficult when the specification is extensible.
New approaches are competing for attention as scaling benefits diminish.
Deeper understanding of equipment behavior and market needs will have broad impact across the semiconductor supply chain.
This will go down as a good year for the semiconductor industry, where new markets and innovation were both necessary and rewarded.
Researchers digging into ways around the von Neumann bottleneck.
Experts at the Table, Part 1: Impact on the supply chain, who’s using advanced packaging, and the cost of packaging versus device scaling.
Companies battle it out to get artificial intelligence to the edge using various chip architectures as their weapons of choice.
30 facilities planned, including 10/7nm processes, but trade war and economic factors could slow progress.
New market opportunities and global competitiveness are limited by qualified people.
New architectures, packaging approaches gain ground as costs increase, but shrinking features continues to play a role.
Four industry experts talk about what’s changing, how quickly, and where the limits are with AI.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply