This is the kind of equipment you wish you could play with.
It may be one of the best equipped system-development labs on Earth, but it’s largely used to create designs that aren’t used on this planet.
Comment
Name*(Note: This name will be displayed publicly)
Email*(This will not be displayed publicly)
Getting data in and out of memory faster is adding some unexpected challenges.
The new version of the high bandwidth memory standard promises greater speeds and feeds and that’s about it.
Apple buys Intel’s phone modem biz; Optimal+ adds ML analytics; Q2 numbers; Japan-Korea trade war.
The remainder of 2019 is mixed, but 2020 is looking better—at least for now.
There may be a second chance for co-design, but the same barriers also may get in the way.
Combining the flexibility of a FPGA with the performance and cost benefits of an SoC is pushing this technology well into the mainstream.
DARPA program pushes for cheaper and simpler tools, but it may not be so easy.
Calling an open-source processor free isn’t quite accurate.
Adding an eFPGA into an SoC is more complex than just adding an accelerator.
DFT strategies are becoming intertwined with design strategies at the beginning of the design process.
The semiconductor industry partners with academia in a variety of ways to support the next generation of electrical engineers.
Experts at the Table, Part 1: As power/performance benefits shrink at each new node, engineers are turning to different chip architectures and new materials.
Email:
Interests: System-Level Design Low Power-High Performance Manufacturing, Packaging & Materials Test, Measurement & Analytics IoT, Security & Automotive
Leave a Reply