NanoResolution MRS (multiple reflection suppression) sensor uses phase shift profilometry, an automated optical inspection technology.
The semiconductor packaging industry continues to advance, with new designs adding more layers, finer features and more I/O channels to achieve faster connections, higher bandwidth and lower power consumption. As packaging technologies have evolved, manufacturers have adapted old processes and adopted new processes to connect chips to each other and to the outside world. Often these new processes use front-end-like tools and techniques to perform back-end tasks, blurring the traditionally sharp distinction between the two ends. This area of overlap has been called the middle-end and its growing importance has created an increasing need for specialized, high-precision measurement and inspection capabilities to detect defects and improve process control. The new NanoResolution MRS (multiple reflection suppression) sensor uses phase shift profilometry, an automated optical inspection technology, to address these needs.
Click here to read more.
100% inspection, more data, and traceability will reduce assembly defects plaguing automotive customer returns.
Engineers are finding ways to effectively thermally dissipate heat from complex modules.
Increased transistor density and utilization are creating memory performance issues.
FPGAs, CPUs, and equipment receive funding in China; 98 startups raise over $2 billion.
Heterogeneous designs and AI/ML processing expose the limitations of existing methodologies and tools.
Suppliers are investing new 300mm capacity, but it’s probably not enough. And despite burgeoning 200mm demand, only Okmetic and new players in China are adding capacity.
100% inspection, more data, and traceability will reduce assembly defects plaguing automotive customer returns.
From low resistance vias to buried power rails, it takes multiple strategies to usher in 2nm chips.
Some of the less common considerations for assessing the suitability of a system for high-performance workloads.
Manufacturing 3D structures will require atomic-level control of what’s removed and what stays on a wafer.
Different interconnect standards and packaging options being readied for mass chiplet adoption.
Engineers are finding ways to effectively thermally dissipate heat from complex modules.
Increased transistor density and utilization are creating memory performance issues.
Leave a Reply