The background, impact, and urgency of the threat of quantum computing to the contemporary cryptographic infrastructure, and what can be done about it.
Quantum computing is increasingly seen as a threat to communications security: rapid progress towards realizing practical quantum computers has drawn attention to the long understood potential of such machines to break fundamentals of contemporary cryptographic infrastructure. While this potential is so far firmly theoretical, the cryptography community is preparing for this possibility by developing Post-Quantum Cryptography (PQC), that is, cryptography resisting the increased capabilities of quantum computers. In this white paper, we explore the background, impact, and urgency of this threat, and summarize the cryptographic schemes being evaluated. We also provide recommendations on what steps should be taken today to be prepared for the changes to come, and discuss how Arm is approaching PQC.
Click here to read more.
Academia, industry partnerships ramp to entice undergrads into hardware engineering.
Pitches continue to decrease, but new tooling and technologies are required.
Buried features and re-entrant geometries drive application-specific metrology solutions.
Issues involving design, manufacturing, packaging, and observability all need to be solved before this approach goes mainstream for many applications.
Global chip sales slump deepens; chipmakers’ data leakage issues; silicon wafer sales down; electronic system design sales up; Techcet wins CHIPS Act contract; Infineon breaks ground on German fab; new research center for SiC; winners of MITRE’s eCTF contest; new biosensing devices.
Existing tools can be used for RISC-V, but they may not be the most effective or efficient. What else is needed?
The industry is gaining ground in understanding how aging affects reliability, but more variables make it harder to fix.
Technical and business challenges persist, but momentum is building.
Gate-all-around is set to replace finFET, but it brings its own set of challenges and unknowns.
The verification of a processor is a lot more complex than a comparably-sized ASIC, and RISC-V processors take this to another layer of complexity.
Academia, industry partnerships ramp to entice undergrads into hardware engineering.
High speed and low heat make this technology essential, but it’s extremely complex and talent is hard to find and train.
The industry seems to think it is a real goal for the open instruction set architecture.
Leave a Reply