How to validate an application on a RISC-V processor with custom instructions, analyze the application execution, and optimize the custom instruction implementation and its documentation.
A RISC-V processor has several defined decode spaces, for example custom0, custom1 etc. into which new custom instructions can be added. OVP Fast processor models can be extended without modification to the pre-compiled and verified base processor model source code using one or more extension libraries. An extension library can be loaded as part of a virtual platform definition in addition to the base processor model and can provide decode and implementation of behavior for the instructions as well as additional registers.
Including more timing information for the instruction execution provides a cycle approximate simulation. This provides a better approximation to the time of the execution of an application on the actual hardware. The additional timing information is loaded into the virtual platform as an extension library so there is no change to the functional behavior provided by the processor model.
This application goes through the complete flow of functional validation of the application, extension of the processor with custom instructions, analysis of the application execution, and optimization of the custom instruction implementation and its documentation.
Click here to read more.
An upbeat industry at the start of the year met one of its biggest challenges, but instead of being a headwind, it quickly turned into a tailwind.
The backbone of computing architecture for 75 years is being supplanted by more efficient, less general compute architectures.
The semiconductor industry will look and behave differently this year, and not just because of the pandemic.
Experts at the Table: Any chip can be reverse-engineered, so what can be done to minimize the damage?
More than $1.5B in funding for 26 startups; December was a big month for AI hardware.
Taiwan and Korea are in the lead, and China could follow.
An upbeat industry at the start of the year met one of its biggest challenges, but instead of being a headwind, it quickly turned into a tailwind.
New data suggests that more chips are being forced to respin due to analog issues.
New horizontal technologies and vertical markets are fueling the opportunities for massive innovation throughout an expanding ecosystem.
The backbone of computing architecture for 75 years is being supplanted by more efficient, less general compute architectures.
Rising costs, complexity, and fuzzy delivery schedules are casting a cloud over next-gen lithography.
Experts at the Table: The current state of open-source tools, and what the RISC-V landscape will look like by 2025.
Nvidia-Arm is just the beginning; more acquisitions are on the horizon.
Necessary cookies are absolutely essential for the website to function properly. This category only includes cookies that ensures basic functionalities and security features of the website. These cookies do not store any personal information.
Any cookies that may not be particularly necessary for the website to function and is used specifically to collect user personal data via analytics, ads, other embedded contents are termed as non-necessary cookies. It is mandatory to procure user consent prior to running these cookies on your website.
Leave a Reply